JPS5736343A - Enzanshorikairo - Google Patents

Enzanshorikairo

Info

Publication number
JPS5736343A
JPS5736343A JP11203180A JP11203180A JPS5736343A JP S5736343 A JPS5736343 A JP S5736343A JP 11203180 A JP11203180 A JP 11203180A JP 11203180 A JP11203180 A JP 11203180A JP S5736343 A JPS5736343 A JP S5736343A
Authority
JP
Japan
Prior art keywords
shift
processing circuit
operation processing
byte
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11203180A
Other languages
English (en)
Inventor
Toshikatsu Nagasawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP11203180A priority Critical patent/JPS5736343A/ja
Publication of JPS5736343A publication Critical patent/JPS5736343A/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP11203180A 1980-08-13 1980-08-13 Enzanshorikairo Pending JPS5736343A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11203180A JPS5736343A (ja) 1980-08-13 1980-08-13 Enzanshorikairo

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11203180A JPS5736343A (ja) 1980-08-13 1980-08-13 Enzanshorikairo

Publications (1)

Publication Number Publication Date
JPS5736343A true JPS5736343A (ja) 1982-02-27

Family

ID=14576266

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11203180A Pending JPS5736343A (ja) 1980-08-13 1980-08-13 Enzanshorikairo

Country Status (1)

Country Link
JP (1) JPS5736343A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58144947A (ja) * 1982-02-23 1983-08-29 Toshiba Corp デ−タシフト方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58144947A (ja) * 1982-02-23 1983-08-29 Toshiba Corp デ−タシフト方式

Similar Documents

Publication Publication Date Title
US4761760A (en) Digital adder-subtracter with tentative result correction circuit
GB2172129A (en) Adder/subtractor
KR950035221A (ko) 소프트 심볼 생성 방법 및 회로
JPS5750049A (en) Shifting circuit
ES432556A1 (es) Perfeccionamientos en operadores de datos con selector de campos.
JPS5650439A (en) Binary multiplier cell circuit
US4064421A (en) High speed modular arithmetic apparatus having a mask generator and a priority encoder
US4122527A (en) Emitter coupled multiplier array
US3757098A (en) Carry generation means for multiple character adder
GB1386503A (en) Digital shift apparatus
EP0157591A3 (en) Full adder circuit using differential transistor pairs
JPS5736343A (ja) Enzanshorikairo
US4704701A (en) Conditional carry adder for a multibit digital computer
CN114527955A (zh) 一种s分段c覆盖并行加法器及其实现方法
ATE28017T1 (de) Einrichtung zur verschluesselung digitaler signale welche eine oder mehrere des-schaltungen enthaelt.
US3992612A (en) Rate multiplier
US5777906A (en) Left shift overflow detection
JPS57132268A (en) Digital signal processing circuit
EP0214836A1 (en) Carry select adder
US3586845A (en) Binary full adder utilizing operational amplifiers
JPS52140241A (en) Binary #-digit addition circuit
JPS5627457A (en) Parity prediction system of shifter
US5239499A (en) Logical circuit that performs multiple logical operations in each stage processing unit
JPS56143051A (en) Data shift circuit
JPS56147237A (en) Operation processing device