JPS574686A - Transfer system of sending figure request - Google Patents

Transfer system of sending figure request

Info

Publication number
JPS574686A
JPS574686A JP7800880A JP7800880A JPS574686A JP S574686 A JPS574686 A JP S574686A JP 7800880 A JP7800880 A JP 7800880A JP 7800880 A JP7800880 A JP 7800880A JP S574686 A JPS574686 A JP S574686A
Authority
JP
Japan
Prior art keywords
sending
request
sender
circuit
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7800880A
Other languages
Japanese (ja)
Inventor
Isao Kitayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP7800880A priority Critical patent/JPS574686A/en
Publication of JPS574686A publication Critical patent/JPS574686A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored program

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Exchange Systems With Centralized Control (AREA)

Abstract

PURPOSE:To reduce the load of process, by transferring both the sending figure request and the sender information to a central control device when a read instruction is received from the central control device. CONSTITUTION:The sending figure information is sent to an interface circuit INT to the sending figure request given from a central control device CC. Thus the circuit INT designates an address corresponding to the sender that gave a sending figure request to a figure state memory circuit MEM1 and then writes the sending figure information. On the other hand, a register circuit RC designates an address corresponding to the number of sender that is transferred and erases the corresponding sending figure request. A discriminating circuit DTC sends the figure information sent from the device CC to a sender, and the circuit INT transfer both the sending figure request given from a monitor circuit SUV and the sender information to the device CC.
JP7800880A 1980-06-10 1980-06-10 Transfer system of sending figure request Pending JPS574686A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7800880A JPS574686A (en) 1980-06-10 1980-06-10 Transfer system of sending figure request

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7800880A JPS574686A (en) 1980-06-10 1980-06-10 Transfer system of sending figure request

Publications (1)

Publication Number Publication Date
JPS574686A true JPS574686A (en) 1982-01-11

Family

ID=13649752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7800880A Pending JPS574686A (en) 1980-06-10 1980-06-10 Transfer system of sending figure request

Country Status (1)

Country Link
JP (1) JPS574686A (en)

Similar Documents

Publication Publication Date Title
US5093780A (en) Inter-processor transmission system having data link which automatically and periodically reads and writes the transfer data
EP0120889B1 (en) Direct memory access peripheral unit controller
JPS57105879A (en) Control system for storage device
GB1177588A (en) Data Communication System.
EP0108969A3 (en) Dma control unit for data transmission between a data transmitter and a data receiver
JPS5790740A (en) Information transfer device
GB1357028A (en) Data exchanges system
GB1415021A (en) Communication line multiplexing apparatus
JPS574686A (en) Transfer system of sending figure request
JPS56110125A (en) Data processing device
US4835346A (en) Method and device for fast data transmission through a standard serial link
JPS6478362A (en) One connection preparation of several data processors for central clock control multi-line system
JPS54140439A (en) Composite computer device
JPS5759233A (en) Signal transmitting circuit
JPS55135925A (en) Information transfer device
JPS56118133A (en) Direct memory access circuit
JPS5787649A (en) Telegraphic message storage and exchange system
JPH0115100B2 (en)
JPS55134426A (en) Input/output control system
JPS5622157A (en) Process system multiplexing system
GB1478503A (en) Method and apparatus for exchanging information between a central unit and a peripheral controller in a data-processing installation
JPS5643896A (en) Key telephone control circuit
JPS5676827A (en) Data transfer control system
JPS57206949A (en) Data processing device
JPS57136241A (en) Data transfer system