JPS5764312A - Synchronizing signal circuit - Google Patents
Synchronizing signal circuitInfo
- Publication number
- JPS5764312A JPS5764312A JP14020080A JP14020080A JPS5764312A JP S5764312 A JPS5764312 A JP S5764312A JP 14020080 A JP14020080 A JP 14020080A JP 14020080 A JP14020080 A JP 14020080A JP S5764312 A JPS5764312 A JP S5764312A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- synchronizing signal
- synchronizing
- frequency
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000004069 differentiation Effects 0.000 abstract 2
- 238000000926 separation method Methods 0.000 abstract 2
- 238000001514 detection method Methods 0.000 abstract 1
- 238000003708 edge detection Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10527—Audio or video recording; Data buffering arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
PURPOSE:To obtain a synchronizing signal by frequency-dividing a clock signal which is an integral multiple of a horizontal synchronizing signal, through the detection of ends of a signal outputted from the synchronizing separation circuit such as PCM processor from a clear pulse by muting. CONSTITUTION:A signal outputted from a synchronizing separation circuit 11 is introduced to a differentiation circuit of an edge detection circuit 12, and the output (b) is inputted to a monostable multivibrator M via an NOR gate G, then a horizontal synchronizing signal to noise is muted, and when the output (d) is inputted to the differentiation circuit, a clear pulse is obtained. On the other hand, a clock signal outputted from a signal generating circuit 13 forming the clock signal which is an integral multiple of a horizontal synchronizing signal f0 is frequency-divided while being cleared with a clear pulse at a frequency divider 14 and 42 frequency- division and sequentially at frequency dividers 15, 16. Thus, noise is rejected, dropped-out synchronizing signal is replenished, and a synchronizing signal which is almost in synchronizing with the playback synchronizing signal without delay time can be obtained.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14020080A JPS5764312A (en) | 1980-10-07 | 1980-10-07 | Synchronizing signal circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14020080A JPS5764312A (en) | 1980-10-07 | 1980-10-07 | Synchronizing signal circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5764312A true JPS5764312A (en) | 1982-04-19 |
Family
ID=15263236
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14020080A Pending JPS5764312A (en) | 1980-10-07 | 1980-10-07 | Synchronizing signal circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5764312A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6070556A (en) * | 1983-09-28 | 1985-04-22 | Canon Inc | Information recording and reproducing device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4831011A (en) * | 1971-08-25 | 1973-04-24 | ||
| JPS54151812A (en) * | 1978-05-22 | 1979-11-29 | Nec Corp | Variable frequency oscillating circuit |
-
1980
- 1980-10-07 JP JP14020080A patent/JPS5764312A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4831011A (en) * | 1971-08-25 | 1973-04-24 | ||
| JPS54151812A (en) * | 1978-05-22 | 1979-11-29 | Nec Corp | Variable frequency oscillating circuit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6070556A (en) * | 1983-09-28 | 1985-04-22 | Canon Inc | Information recording and reproducing device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5720052A (en) | Input data synchronizing circuit | |
| JPS56160175A (en) | Synchronous signal generator | |
| JPS55159675A (en) | Vertical synchronizing circuit | |
| JPS56120269A (en) | Vertical synchronizing circuit | |
| GB1236510A (en) | Improvements in or relating to signal receiving systems | |
| JPS5714259A (en) | Vertical synchronizing signal separation circuit | |
| JPS5593390A (en) | Magnetic recording and reproduction unit | |
| JPS5513549A (en) | Timing phase synchronizing system | |
| JPS5766518A (en) | Bit clock circuit of pcm processor | |
| JPS5738077A (en) | Voice signal recorder | |
| JPS54108524A (en) | Color synchronizer of beam index type picture receiver | |
| JPS57170688A (en) | Jitter compensation circuit | |
| JPS5739368A (en) | Fish detector for trawl fishing | |
| JPS5528635A (en) | Suppression system of pulsive noise | |
| JPS5528662A (en) | Fm stereo demodulation circuit | |
| JPS57162841A (en) | Digital pll circuit system | |
| JPS55159674A (en) | Vertical synchronizing circuit | |
| JPS55104153A (en) | Suppressor for pulsive noise | |
| JPS55146618A (en) | Data synchronizing circuit | |
| JPS5773575A (en) | Synchronizing signal generating circuit | |
| JPS5547778A (en) | Noise rejection circuit | |
| JPS51151002A (en) | Receiver unit | |
| JPS5363802A (en) | Sound recognition unit | |
| JPS57173267A (en) | Afc circuit | |
| JPS579176A (en) | Synchronizing separation circuit |