JPS576498A - Fault processing system - Google Patents

Fault processing system

Info

Publication number
JPS576498A
JPS576498A JP7856980A JP7856980A JPS576498A JP S576498 A JPS576498 A JP S576498A JP 7856980 A JP7856980 A JP 7856980A JP 7856980 A JP7856980 A JP 7856980A JP S576498 A JPS576498 A JP S576498A
Authority
JP
Japan
Prior art keywords
address
bit
reversed
array
fault
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7856980A
Other languages
Japanese (ja)
Other versions
JPS6017136B2 (en
Inventor
Akio Sasaki
Suketaka Ishikawa
Kazuhisa Genma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP55078569A priority Critical patent/JPS6017136B2/en
Publication of JPS576498A publication Critical patent/JPS576498A/en
Publication of JPS6017136B2 publication Critical patent/JPS6017136B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE:To easily detect a faulty bit of address, by reversing a bit of a part of the contents of an address array in which a fault has occured, and accessing a main device by its reversed contents. CONSTITUTION:When a fault has occured, an MS access address is generated by addressing a column address part 6 among addresses which have accessed an address array 2 and a high speed buffer memory device 3, and the contents of the array 2, which are held by a faulty address register 13. Subsequently, the most significant one bit of this address is reversed, it is made an address, and block of a main storage device is read out. On the other hand, 1 block of the device 3 corresponding to a block of the array 2 in which a fault has occured is read out. Subsequently, both read-out data are compared by a comparing circuit 4, and if they coincide, a bit which has been 1 bit-reversed is pointed out as a faulty bit. As a result of comparison, in the event of dissidence, the second bit of the MS access address is reversed, the same operation as above is executed, and this operation is repeated, in order, until a coincidence is obtained.
JP55078569A 1980-06-11 1980-06-11 Failure handling method Expired JPS6017136B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55078569A JPS6017136B2 (en) 1980-06-11 1980-06-11 Failure handling method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55078569A JPS6017136B2 (en) 1980-06-11 1980-06-11 Failure handling method

Publications (2)

Publication Number Publication Date
JPS576498A true JPS576498A (en) 1982-01-13
JPS6017136B2 JPS6017136B2 (en) 1985-05-01

Family

ID=13665519

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55078569A Expired JPS6017136B2 (en) 1980-06-11 1980-06-11 Failure handling method

Country Status (1)

Country Link
JP (1) JPS6017136B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT209389Z2 (en) * 1986-01-16 1988-10-05 Nava Milano Spa STRUCTURE OF ALBUM COLLECTOR PARTICULARLY FOR PHOTOGRAPHS AND SIMILAR.

Also Published As

Publication number Publication date
JPS6017136B2 (en) 1985-05-01

Similar Documents

Publication Publication Date Title
US4972338A (en) Memory management for microprocessor system
US4812969A (en) Address translation unit
US3811117A (en) Time ordered memory system and operation
GB1532278A (en) Data processing system and memory module therefor
KR950007834B1 (en) Semiconductor memory
KR910010328A (en) Disk Array Controller With Parity Capability
KR840008849A (en) Buffer storage control system
GB1360930A (en) Memory and addressing system therefor
DE69230188D1 (en) Sequential memory access
US5173872A (en) Content addressable memory for microprocessor system
US4884270A (en) Easily cascadable and testable cache memory
GB1468783A (en) Memory systems
GB1150236A (en) Improvements in Data Processing Systems.
US4183464A (en) Hash-coding data storage apparatus with error suppression
KR910014819A (en) Dual-Port Cache Tag Memory
US5802603A (en) Method and apparatus for asymmetric/symmetric DRAM detection
US4831625A (en) Easily cascadable and testable cache memory
JPS576498A (en) Fault processing system
KR890000977A (en) Address translator
KR880008160A (en) Segment descriptor unit
JPH01124193A (en) Semiconductor memory device
KR950009745A (en) Semiconductor memory
JPH0338678B2 (en)
GB1296966A (en)
US5459691A (en) Memory circuit