JPS57705A - Operating method of ladder circuit input part on column cycle system - Google Patents
Operating method of ladder circuit input part on column cycle systemInfo
- Publication number
- JPS57705A JPS57705A JP7398280A JP7398280A JPS57705A JP S57705 A JPS57705 A JP S57705A JP 7398280 A JP7398280 A JP 7398280A JP 7398280 A JP7398280 A JP 7398280A JP S57705 A JPS57705 A JP S57705A
- Authority
- JP
- Japan
- Prior art keywords
- column
- operating method
- signal clock
- ladder circuit
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Program-control systems
- G05B19/02—Program-control systems electric
- G05B19/04—Program control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/15—Plc structure of the system
- G05B2219/15107—Linesolver, columnsolver
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Control By Computers (AREA)
- Programmable Controllers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7398280A JPS57705A (en) | 1980-06-02 | 1980-06-02 | Operating method of ladder circuit input part on column cycle system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7398280A JPS57705A (en) | 1980-06-02 | 1980-06-02 | Operating method of ladder circuit input part on column cycle system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57705A true JPS57705A (en) | 1982-01-05 |
| JPH0132523B2 JPH0132523B2 (2) | 1989-07-05 |
Family
ID=13533809
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7398280A Granted JPS57705A (en) | 1980-06-02 | 1980-06-02 | Operating method of ladder circuit input part on column cycle system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57705A (2) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58134307A (ja) * | 1982-02-05 | 1983-08-10 | Mitsubishi Electric Corp | シ−ケンス制御方法 |
| JPS61100802A (ja) * | 1984-10-22 | 1986-05-19 | Toshiba Mach Co Ltd | プログラマブルシ−ケンスコントロ−ラの演算処理方式 |
| JPS61100803A (ja) * | 1984-10-22 | 1986-05-19 | Toshiba Mach Co Ltd | I/o転送を高速化したプログラマブルシ−ケンスコントロ−ラ |
-
1980
- 1980-06-02 JP JP7398280A patent/JPS57705A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58134307A (ja) * | 1982-02-05 | 1983-08-10 | Mitsubishi Electric Corp | シ−ケンス制御方法 |
| JPS61100802A (ja) * | 1984-10-22 | 1986-05-19 | Toshiba Mach Co Ltd | プログラマブルシ−ケンスコントロ−ラの演算処理方式 |
| JPS61100803A (ja) * | 1984-10-22 | 1986-05-19 | Toshiba Mach Co Ltd | I/o転送を高速化したプログラマブルシ−ケンスコントロ−ラ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0132523B2 (2) | 1989-07-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ES2097742T3 (es) | Generador de serie de claves. | |
| GB1422819A (en) | Matrix data manipulator | |
| JPS57705A (en) | Operating method of ladder circuit input part on column cycle system | |
| US4477918A (en) | Multiple synchronous counters with ripple read | |
| JPS607808B2 (ja) | キ−入力回路 | |
| EP0350027A3 (en) | Sample-hold circuit | |
| KR940001556B1 (ko) | 디지탈신호처리장치 | |
| SU1513471A1 (ru) | Ячейка однородной вычислительной среды | |
| GB1355706A (en) | Device comprising a plurality of series arranged storage elements | |
| GB1405675A (en) | Read head for an optical characterrecognition system | |
| SU406226A1 (ru) | Сдвигающий регистр | |
| JPS57104371A (en) | Profile code converter | |
| SU1076892A1 (ru) | Генератор функций Уолша | |
| SU1037234A1 (ru) | Устройство дл ввода информации | |
| JPS573293A (en) | Delay circuit | |
| JPS5698030A (en) | Odd dividing circuit | |
| SU894714A1 (ru) | Микропроцессорный модуль | |
| SU656218A1 (ru) | Счетчик с коррекцией ошибок | |
| SU941992A1 (ru) | Преобразователь число-импульсного кода в параллельный двоичный код | |
| SU514439A1 (ru) | Счетчик с устройством контрол | |
| SU1216777A1 (ru) | Устройство дл формировани интегральных характеристик модул рного кода | |
| SU1425704A1 (ru) | Устройство дл сжати векторов | |
| SU1242934A2 (ru) | Параллельный накапливающий сумматор | |
| RU2051406C1 (ru) | Устройство формирования сигналов фабера-шаудера | |
| RU1791833C (ru) | Устройство дл выделени элементов изображени подвижных объектов |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees | ||
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |