JPS5771576A - Semiconductor memory device - Google Patents
Semiconductor memory deviceInfo
- Publication number
- JPS5771576A JPS5771576A JP55147385A JP14738580A JPS5771576A JP S5771576 A JPS5771576 A JP S5771576A JP 55147385 A JP55147385 A JP 55147385A JP 14738580 A JP14738580 A JP 14738580A JP S5771576 A JPS5771576 A JP S5771576A
- Authority
- JP
- Japan
- Prior art keywords
- selective
- cell
- sink current
- write
- executed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
- G11C11/416—Read-write [R-W] circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To stop a sink current supply from a memory cell connected to a selective word line, by controlling a clamp level of a pair of selective and non-selective column lines, when writing to the memory cell of matrix array. CONSTITUTION:In case a word line W1, a column line B1, an anti-B1, etc. are selected and write to a memory cell Q11, etc. is executed, a write a data DA forms high and low level data D and an anti-D and an anti-D to the data DA being in a low level, etc. by a stopping circuit BPC, and controls transistors T11, T21. As a result, each on and off side of the cell Q11 selectd through a line B1 and an anti-B1 is clamped to a high level and a low level, respectively, a sink current from the off- side of the cell Q11 is executed as proxy by the transistor T21, the sink is stopped, and write is executed swiftly. On the other hand, a non-selective column line B2 and an anti-B2 are clamped to a high level through a stopping circuit CLC in the same way, a sink current is supplied from transistors T32, T42, and a cell Q12 supplies no sink current.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55147385A JPS5771576A (en) | 1980-10-21 | 1980-10-21 | Semiconductor memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55147385A JPS5771576A (en) | 1980-10-21 | 1980-10-21 | Semiconductor memory device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5771576A true JPS5771576A (en) | 1982-05-04 |
| JPS6142347B2 JPS6142347B2 (en) | 1986-09-20 |
Family
ID=15429053
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55147385A Granted JPS5771576A (en) | 1980-10-21 | 1980-10-21 | Semiconductor memory device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5771576A (en) |
-
1980
- 1980-10-21 JP JP55147385A patent/JPS5771576A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6142347B2 (en) | 1986-09-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5771587A (en) | Semiconductor storing device | |
| US5140557A (en) | Static random access memory of an energy-saving type | |
| DE69628196D1 (en) | DEVICE AND METHOD FOR SWITCHING ON A FUNCTION IN A MEMORY MODULE | |
| KR970017666A (en) | Program Method of Nonvolatile Semiconductor Memory | |
| GB1224936A (en) | Memory cell | |
| KR860004409A (en) | Semiconductor memory | |
| EP0137135A3 (en) | Semiconductor memory | |
| KR930020447A (en) | Bit line precharge method of semiconductor memory device | |
| KR970029795A (en) | Semiconductor memory | |
| JPS5661088A (en) | Semiconductor memory device | |
| JPS57176587A (en) | Semiconductor ram device | |
| KR850005171A (en) | Low power consumption semiconductor integrated circuit device | |
| JPS57113482A (en) | Semiconductor storage device | |
| US5313430A (en) | Power down circuit for testing memory arrays | |
| JPS57109182A (en) | Write-in circuit for semiconductor memory | |
| KR960042732A (en) | Semiconductor memory cell | |
| EP0329182A3 (en) | Decoder buffer circuit incorporated in semiconductor memory device | |
| TWI257097B (en) | Semiconductor memory device | |
| JPS6115518B2 (en) | ||
| KR920010615A (en) | Memory Devices with Current Mirror Sense Amplifiers | |
| KR900005442A (en) | Semiconductor memory | |
| JPS5671881A (en) | Decoder circuit | |
| JPS57200997A (en) | Non-volatile semiconductor memory | |
| JPS6488998A (en) | Nonvolatile semiconductor memory | |
| JPS57130290A (en) | Semiconductor storage device |