JPS57729A - Multiple information processing system - Google Patents
Multiple information processing systemInfo
- Publication number
- JPS57729A JPS57729A JP7395980A JP7395980A JPS57729A JP S57729 A JPS57729 A JP S57729A JP 7395980 A JP7395980 A JP 7395980A JP 7395980 A JP7395980 A JP 7395980A JP S57729 A JPS57729 A JP S57729A
- Authority
- JP
- Japan
- Prior art keywords
- loop
- connection ports
- output port
- input port
- troubled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010365 information processing Effects 0.000 title 1
- 102000006479 Heterogeneous-Nuclear Ribonucleoproteins Human genes 0.000 abstract 1
- 108010019372 Heterogeneous-Nuclear Ribonucleoproteins Proteins 0.000 abstract 1
Landscapes
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Abstract
PURPOSE: To reconstitute a multiprocessor even when one CPU is troubled by providing each of CPUs, sharing a main storage device, with two pairs of input and output ports for a loop interface and by alternating the return flow directions of information in response to a control signal.
CONSTITUTION: Central processing units CPU0WCPU2 are connected in a loop and use a main storage device MS in common. In triple multiple operation, each CPU normally uses the connection ports of the input port I1 and output port O1 of a loop interface IF for operation to circulate information, required among the CPUs, in a loop shape. For example, if the CPU0 is troubled, the CPU1 uses the connection ports of the input port I2 and output port O1 of the loop IF by being switched by a system constitution controlling signal, and the CPU2 uses the connection ports of the input port I1 and output port O2, thereby circulating informatin between the CPU1 and CPU2 in the loop shape.
COPYRIGHT: (C)1982,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7395980A JPS57729A (en) | 1980-06-02 | 1980-06-02 | Multiple information processing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7395980A JPS57729A (en) | 1980-06-02 | 1980-06-02 | Multiple information processing system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57729A true JPS57729A (en) | 1982-01-05 |
| JPS6112588B2 JPS6112588B2 (en) | 1986-04-09 |
Family
ID=13533121
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7395980A Granted JPS57729A (en) | 1980-06-02 | 1980-06-02 | Multiple information processing system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57729A (en) |
-
1980
- 1980-06-02 JP JP7395980A patent/JPS57729A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6112588B2 (en) | 1986-04-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3650092D1 (en) | I / O CONTROL WITH TWO FUNCTIONS. | |
| SE9202182D0 (en) | MIRRORED MEMORY MULTI PROCESSOR SYSTEM | |
| EP0372579A3 (en) | High-performance computer system with fault-tolerant capability | |
| EP0389001A3 (en) | Computer vector multiprocessing control | |
| JPS5717014A (en) | Numerical controller | |
| JPS6481066A (en) | Connection system for multi-processor | |
| JPS57729A (en) | Multiple information processing system | |
| GB1170587A (en) | Data Processing System | |
| JPS5680722A (en) | Interprocessor control system | |
| JPS5622160A (en) | Data processing system having additional processor | |
| JPS56166568A (en) | Information processor | |
| RU97114997A (en) | MULTI-PROCESS DATA PROCESSING SYSTEM | |
| GB1350864A (en) | Data processing systems | |
| JPS57187758A (en) | Microcomputer | |
| JPS559283A (en) | Interface circuit system for floppy disc for microcomputer | |
| KR930023847A (en) | Parallel processor system | |
| JPH0650499B2 (en) | Data transfer method between microprocessors | |
| JPS57113139A (en) | Control circuit | |
| JPS5789163A (en) | Common memory access system | |
| Manuel et al. | The big drag on computer throughput. | |
| Sherif et al. | Computer networks and distributed systems | |
| Mamatov et al. | Efficiency of multiprocessor computers with multiple-module storage. | |
| JPS5642867A (en) | Data exchange system for microcomputer system | |
| JPS5657156A (en) | Control system for shared memory of multicomputer | |
| NELSON | A projection of computer technology for the 1980 air traffic control system(Computer technology projection in terms of cost and performance for future ATC system, determining data processing systems availability) |