JPS5773435A - Channel buffer control system - Google Patents

Channel buffer control system

Info

Publication number
JPS5773435A
JPS5773435A JP14834080A JP14834080A JPS5773435A JP S5773435 A JPS5773435 A JP S5773435A JP 14834080 A JP14834080 A JP 14834080A JP 14834080 A JP14834080 A JP 14834080A JP S5773435 A JPS5773435 A JP S5773435A
Authority
JP
Japan
Prior art keywords
data
block
buffer
data transfer
prefetched
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14834080A
Other languages
Japanese (ja)
Inventor
Tadashi Sato
Koichi Hayashi
Akio Sasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP14834080A priority Critical patent/JPS5773435A/en
Publication of JPS5773435A publication Critical patent/JPS5773435A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To prevent the occurrence of overrun in the data transfer of a low-rank channel, by carrying out the concentrated prefetch of data in division into the high and low block numbers in priority for a channel having a large amunt of data buffer. CONSTITUTION:A data transfer request produced at a data transfer request producing circuit 7 is sent to a data request reception control circuit 4 to be accepted in the prescribed priority. Thus only for the block number having a high degree of emergency, the data are prefetched concentrically to a data buffer 9 from a main storage 1 and via a data transfer control circuit 5. For other blocks, the data are prefetched after a block is transferred to an input/output device 10 from the buffer 9. Accordingly, the data is read to the block from the storage 1 to continue the proces every time the data of a block is transmitted to the input/output device from the buffer 9.
JP14834080A 1980-10-24 1980-10-24 Channel buffer control system Pending JPS5773435A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14834080A JPS5773435A (en) 1980-10-24 1980-10-24 Channel buffer control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14834080A JPS5773435A (en) 1980-10-24 1980-10-24 Channel buffer control system

Publications (1)

Publication Number Publication Date
JPS5773435A true JPS5773435A (en) 1982-05-08

Family

ID=15450574

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14834080A Pending JPS5773435A (en) 1980-10-24 1980-10-24 Channel buffer control system

Country Status (1)

Country Link
JP (1) JPS5773435A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1468203B2 (en) † 2002-01-14 2011-10-12 Alcon Components Limited Cooling arrangement for brake caliper

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1468203B2 (en) † 2002-01-14 2011-10-12 Alcon Components Limited Cooling arrangement for brake caliper

Similar Documents

Publication Publication Date Title
JPS5773435A (en) Channel buffer control system
JPS56110125A (en) Data processing device
JPS54904A (en) Line selection system
JPS53126828A (en) Storage control unit
JPS5743221A (en) Data transfer system
JPS5489434A (en) Memory access control processing system
JPS5414133A (en) Control system for input and output channel
JPS54531A (en) Channel control system
JPS53101239A (en) Data transfer control system
JPS52106642A (en) Data transfer unit
JPS5552169A (en) Multiplex processor system
JPS57106938A (en) Continuous processing system for undefined-length data
JPS56100587A (en) Initial program loading system of remote station
JPS5487140A (en) Data transfer control system
JPS5759233A (en) Signal transmitting circuit
JPS5697131A (en) Command chain method for input and output system
JPS54114139A (en) Input/output interface control system
JPS577657A (en) Data communication device
JPS5261447A (en) Data transfer system
JPS53120351A (en) Computer apparatus system for auxiliary education
JPS5786181A (en) Second buffer storage device
JPS5580140A (en) Inter-channel communication system
JPS5440055A (en) Loop transmission system
JPS54133854A (en) Pre-fetch buffer control system for channel command word
JPS53108320A (en) Input/output control device