JPS5773457A - Control system for electronic computer system - Google Patents

Control system for electronic computer system

Info

Publication number
JPS5773457A
JPS5773457A JP14761180A JP14761180A JPS5773457A JP S5773457 A JPS5773457 A JP S5773457A JP 14761180 A JP14761180 A JP 14761180A JP 14761180 A JP14761180 A JP 14761180A JP S5773457 A JPS5773457 A JP S5773457A
Authority
JP
Japan
Prior art keywords
common memory
area
memory areas
computer system
electronic computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14761180A
Other languages
Japanese (ja)
Inventor
Naoki Iwasaki
Masahiko Hida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP14761180A priority Critical patent/JPS5773457A/en
Publication of JPS5773457A publication Critical patent/JPS5773457A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/52Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/524Deadlock detection or avoidance

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To prevent an electronic computer system from the generation of dead lock by monitoring the using status or required contents of common memory areas with a monitoring program at a constant frequency and searching and releasing the prescribed common memory area. CONSTITUTION:A computer system 1 includes a common memory area 3 which can use both control processing programs 2a, 2b in common and the area 3 is divided into plural unit common memory areas. Usually, the programs 2a and 2b are controlled so as not to secure the area 3 simultaneously and the using status of the area is monitored by a monitoring program 5 at a constant frequency. At the generation of dead lock, the earliest request within the time when control processing program securing requests in waiting are outputted is searched and the number of unit common memory area is checked. Continuous common memory areas sufficiently required for securing the number of requests are searched from the common memory areas at use and released.
JP14761180A 1980-10-23 1980-10-23 Control system for electronic computer system Pending JPS5773457A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14761180A JPS5773457A (en) 1980-10-23 1980-10-23 Control system for electronic computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14761180A JPS5773457A (en) 1980-10-23 1980-10-23 Control system for electronic computer system

Publications (1)

Publication Number Publication Date
JPS5773457A true JPS5773457A (en) 1982-05-08

Family

ID=15434232

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14761180A Pending JPS5773457A (en) 1980-10-23 1980-10-23 Control system for electronic computer system

Country Status (1)

Country Link
JP (1) JPS5773457A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03246730A (en) * 1990-02-26 1991-11-05 Fujitsu Ltd Deadlock state detection control system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03246730A (en) * 1990-02-26 1991-11-05 Fujitsu Ltd Deadlock state detection control system

Similar Documents

Publication Publication Date Title
CA2011807A1 (en) Data base processing system using multiprocessor system
JPS5443644A (en) Processing system for deadlock automatic release at exclusive control time
JPS5462749A (en) Multiple information processing system
EP0326671A3 (en) A computer system and a method of monitoring transient data structures of a computer system
CA2011388A1 (en) Interrupt controller for multiprocessor systems
EP0287295A3 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
ES8801739A1 (en) Distributed data management mechanism.
JPS5773457A (en) Control system for electronic computer system
JPS56169281A (en) Data processor
JPS5495133A (en) Input/output processing control system
JPS56143032A (en) Operation and control system for data processing system
Lepsenyi et al. Zwischenlager-Steuerung mit Mikrorechnersystem(Intermediate Store Control by a Micro-Computer System)
VOROBEV et al. Distributed control of the processes in homogeneous computer systems
JPS56155453A (en) Program execution controlling system
JPS642159A (en) Bus controller for multiprocessor
BIGLARI et al. Automated testing and integration of heterogeneous systems((for Space Station power management))
JPS559217A (en) Connection system for multiprocessor
JPS5769352A (en) Collection system of fault information
JPS5654564A (en) Multiple computer system
JPS5797163A (en) Operation instructing system of multiprocessor
JPS5733473A (en) Memory access control system
JPS54162942A (en) Step control system
JPS5373934A (en) Data exchange control system
JPS643763A (en) Multi-processor system
JPS57121726A (en) Multiprocessor system