JPS5843550A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS5843550A JPS5843550A JP56141101A JP14110181A JPS5843550A JP S5843550 A JPS5843550 A JP S5843550A JP 56141101 A JP56141101 A JP 56141101A JP 14110181 A JP14110181 A JP 14110181A JP S5843550 A JPS5843550 A JP S5843550A
- Authority
- JP
- Japan
- Prior art keywords
- lead
- metal plate
- hole
- solder
- plate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/02—Manufacture or treatment of conductive package substrates serving as an interconnection, e.g. of metal plates
- H10W70/023—Connecting or disconnecting interconnections thereto or therefrom, e.g. connecting bond wires or bumps
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56141101A JPS5843550A (ja) | 1981-09-09 | 1981-09-09 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56141101A JPS5843550A (ja) | 1981-09-09 | 1981-09-09 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5843550A true JPS5843550A (ja) | 1983-03-14 |
| JPS6344302B2 JPS6344302B2 (de) | 1988-09-05 |
Family
ID=15284206
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56141101A Granted JPS5843550A (ja) | 1981-09-09 | 1981-09-09 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5843550A (de) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63280122A (ja) * | 1987-05-13 | 1988-11-17 | Yoshida Tekkosho:Kk | コンクリ−ト,モルタル面補修工法 |
-
1981
- 1981-09-09 JP JP56141101A patent/JPS5843550A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63280122A (ja) * | 1987-05-13 | 1988-11-17 | Yoshida Tekkosho:Kk | コンクリ−ト,モルタル面補修工法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6344302B2 (de) | 1988-09-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6344683B1 (en) | Stacked semiconductor package with flexible tape | |
| US6028358A (en) | Package for a semiconductor device and a semiconductor device | |
| US4763409A (en) | Method of manufacturing semiconductor device | |
| EP0117111B1 (de) | Halbleiteranordnungszusammenbau | |
| JPH06295962A (ja) | 電子部品搭載用基板およびその製造方法並びに電子部品搭載装置 | |
| US5357400A (en) | Tape automated bonding semiconductor device and production process thereof | |
| JPH0550134B2 (de) | ||
| US5661337A (en) | Technique for improving bonding strength of leadframe to substrate in semiconductor IC chip packages | |
| JP3656861B2 (ja) | 半導体集積回路装置及び半導体集積回路装置の製造方法 | |
| JP2000299423A (ja) | リードフレームおよびそれを用いた半導体装置ならびにその製造方法 | |
| JPH0558657B2 (de) | ||
| JPS5843550A (ja) | 半導体装置 | |
| JPH0380347B2 (de) | ||
| WO2007040193A1 (ja) | ハイブリッド集積回路装置とその製造方法 | |
| JPH0955466A (ja) | 積層型の半導体パッケージ及び積層型のパッケージソケット | |
| JPH0740576B2 (ja) | フィルムキャリヤ半導体装置の電気試験方法 | |
| RU2134466C1 (ru) | Носитель кристалла ис | |
| WO1997039483A1 (en) | Method for manufacturing multi-chip modules utilizing direct lead attach | |
| JP3297959B2 (ja) | 半導体装置 | |
| JP2623980B2 (ja) | 半導体搭載用リード付き基板の製造法 | |
| JPH0817960A (ja) | Qfp構造半導体装置 | |
| JP3061728B2 (ja) | 半導体パッケージ | |
| JPH07297236A (ja) | 半導体素子実装用フィルムと半導体素子実装構造 | |
| JP2652222B2 (ja) | 電子部品搭載用基板 | |
| JPS63185035A (ja) | 半導体装置 |