JPS591209U - digital amplitude modulation circuit - Google Patents

digital amplitude modulation circuit

Info

Publication number
JPS591209U
JPS591209U JP9544582U JP9544582U JPS591209U JP S591209 U JPS591209 U JP S591209U JP 9544582 U JP9544582 U JP 9544582U JP 9544582 U JP9544582 U JP 9544582U JP S591209 U JPS591209 U JP S591209U
Authority
JP
Japan
Prior art keywords
modulator
modulation signal
amplitude modulation
modulation circuit
coarse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9544582U
Other languages
Japanese (ja)
Other versions
JPS6329287Y2 (en
Inventor
黒田 啓一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP9544582U priority Critical patent/JPS591209U/en
Publication of JPS591209U publication Critical patent/JPS591209U/en
Application granted granted Critical
Publication of JPS6329287Y2 publication Critical patent/JPS6329287Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Amplitude Modulation (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の適用される振幅変調された高周波信号
の波形図、第2図C−i本考案の実施例を示すブロック
図、第3図は変調器のバイアス電流対減衰量の特性図、
第4図は第2図の粗相の記憶素子および密用の記憶素子
によるデータ書き込み例を示す特性図である。図におい
て 1.1・・・・・・スタート信号入力端子、12・・・
・・・クロック信号入力端子、13・・・・・・カウン
タ、14・・・・・・粗相の記憶素子、14′・・・・
・・密用の記憶素子、15.15’ ・・・・・−D/
Aコンバータ、16・・・・・・加算回路、17・・・
・・・変調器、20・・・・・・RF入力端子、21・
・・・・・RF出力端子、である。
Fig. 1 is a waveform diagram of an amplitude-modulated high-frequency signal to which the present invention is applied, Fig. 2 is a block diagram showing an embodiment of the present invention, and Fig. 3 is a characteristic of bias current versus attenuation of the modulator. figure,
FIG. 4 is a characteristic diagram showing an example of data writing by the coarse-phase storage element and the dense-phase storage element of FIG. In the figure, 1.1...start signal input terminal, 12...
...Clock signal input terminal, 13...Counter, 14...Coarse phase memory element, 14'...
...secret memory element, 15.15' ...-D/
A converter, 16...Addition circuit, 17...
...Modulator, 20...RF input terminal, 21.
...RF output terminal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 高周波信号を変調信号により振幅変調する変調器と、こ
の変調信号としての入力信号をデジタル的に入力する入
力手段と、この入力手段のデジタル値に対応して前記変
調器の出力に所定電圧ステップで所定波形を得るように
予め定めた値を記憶させた粗記憶手段と、前記入力手段
のデジタル値に対応して前記変調器の出力波形に対応し
て前記電圧ステップを補うように予め定めた値を記憶さ
せた密記憶手段と、これら粗および密記憶手段の各デジ
タル出力をアナログ電圧にそれぞれ変換するDA変橡手
段と、これ9−DA変換手段の出力を所定比率で加算す
る加算手段と、この加算手段の出力を前記変調信号とし
て前記変調器に供給する手段とを含むデジタル振幅変調
回路。
a modulator that modulates the amplitude of a high frequency signal using a modulation signal; an input means that digitally inputs an input signal as the modulation signal; coarse storage means storing a predetermined value so as to obtain a predetermined waveform; and a predetermined value corresponding to the digital value of the input means and corresponding to the output waveform of the modulator to compensate for the voltage step. 9-DA conversion means for converting the digital outputs of the coarse and fine storage means into analog voltages, and addition means for adding the outputs of the 9-DA conversion means at a predetermined ratio; and means for supplying the output of the adding means to the modulator as the modulation signal.
JP9544582U 1982-06-25 1982-06-25 digital amplitude modulation circuit Granted JPS591209U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9544582U JPS591209U (en) 1982-06-25 1982-06-25 digital amplitude modulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9544582U JPS591209U (en) 1982-06-25 1982-06-25 digital amplitude modulation circuit

Publications (2)

Publication Number Publication Date
JPS591209U true JPS591209U (en) 1984-01-06
JPS6329287Y2 JPS6329287Y2 (en) 1988-08-08

Family

ID=30227926

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9544582U Granted JPS591209U (en) 1982-06-25 1982-06-25 digital amplitude modulation circuit

Country Status (1)

Country Link
JP (1) JPS591209U (en)

Also Published As

Publication number Publication date
JPS6329287Y2 (en) 1988-08-08

Similar Documents

Publication Publication Date Title
JPS589403A (en) Digital signal generating circuit
JP2993266B2 (en) Amplitude modulator
JPS6329287Y2 (en)
JPS6011484B2 (en) signal converter
JPS58149876U (en) Readout circuit for video signal storage device
JPS59177241U (en) phase comparator
JPS59144931U (en) Latched comparator
JPS59104803A (en) Carrier pdm type amplitude modulator
JPS59195820U (en) volume control device
JPS59111335U (en) signal generator
JPS6082845U (en) Digital temperature compensated crystal oscillator noise reduction circuit
JPS60184339U (en) AM receiver
JPS5911531U (en) Voltage-frequency conversion circuit
JPS5957035U (en) phase comparator
JPH01209806A (en) voltage controlled oscillator
JPS5868711U (en) Control circuit for variable frequency oscillator
JPS59179382U (en) slope detector
JPS60189140U (en) Digital waveform generator
JPS6118614U (en) voltage controlled oscillation circuit
JPS62177758A (en) Digital signal recording circuit
JPS5963521U (en) Negative feedback circuit for pulse width modulator
JPS58172998U (en) Percussion instrument sound reproduction device
JPS60176499U (en) Resonance effect generator
JPS6249378U (en)
JPS5840792U (en) Electronic musical instrument effect circuit