JPS5956888U - remote monitoring control system - Google Patents

remote monitoring control system

Info

Publication number
JPS5956888U
JPS5956888U JP14868982U JP14868982U JPS5956888U JP S5956888 U JPS5956888 U JP S5956888U JP 14868982 U JP14868982 U JP 14868982U JP 14868982 U JP14868982 U JP 14868982U JP S5956888 U JPS5956888 U JP S5956888U
Authority
JP
Japan
Prior art keywords
signal
address
return
control
monitoring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14868982U
Other languages
Japanese (ja)
Inventor
久松 伸夫
敏行 増田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP14868982U priority Critical patent/JPS5956888U/en
Publication of JPS5956888U publication Critical patent/JPS5956888U/en
Pending legal-status Critical Current

Links

Landscapes

  • Selective Calling Equipment (AREA)
  • Small-Scale Networks (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来例のブロツク図、第2図は同上の要部ブロ
ック図、第3図は本考案の一実施例のブロック図、第4
図は同上の端末器の構成を示す回路図、第5図は同上の
伝送波形を示す図、第6図は同上の動作説明図である。 ゛ 1は主操作盤、2は信号線、3は端末器、9は端末
論理IC,13はフリップフロップ、D□〜D4は制御
出力端子、■1〜I、は監視入力端子である。 11 11−     “埼 トナー一 −−1−−−−−
Fig. 1 is a block diagram of a conventional example, Fig. 2 is a block diagram of the main parts of the same as above, Fig. 3 is a block diagram of an embodiment of the present invention, and Fig. 4 is a block diagram of an embodiment of the present invention.
FIG. 5 is a circuit diagram showing the configuration of the terminal device, FIG. 5 is a diagram showing transmission waveforms, and FIG. 6 is an explanatory diagram of the operation. 1 is a main operation panel, 2 is a signal line, 3 is a terminal device, 9 is a terminal logic IC, 13 is a flip-flop, D□ to D4 are control output terminals, and 1 to I are monitoring input terminals. 11 11- “Saito Toner 1--1-----

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 主操作盤と複数個の端末器とを1対の信号線を介して互
いに接続し、主操作盤から各端末器に対する複数ビット
よりなるアドレス信号と複数ビットよりなる制御データ
信号と返送待機用の長パルス信号とを直列に並べた信号
を各アドレス信号サイクリックに伝送し、各端末器には
信号線上のアドレス信号を自己のアドレ妥と照合するア
ドレス判定手段と、アドレス信号の一致時に制御データ
信号の各ビットに対応した1または0の制御出力を制御
データ信号と同じビ゛シト数だけ並列に生じる側御出力
手段と、返送待機用の長パルス信号の期間中に、信号線
の間を適宜インピーダンスを介して短絡することにより
制御データ信号と同じビット数よりなる監視信号を返送
電流として主操作盤の側に返送する監視信号返送手段と
を設けて成る遠隔監視制御システムにおいて、各端末器
ごとに、上記各制御出力をそれぞれのセット入力とし、
監視信号の返送終了後にリセットされる上記制御・出力
のビット数と同数個のフリップ70ツブを設けて、各フ
リップフロップの出力を監視信号返送手段に監視信号と
して入力して成る遠隔監視制御システム。
The main operation panel and multiple terminal devices are connected to each other via a pair of signal lines, and the main operation panel sends an address signal consisting of multiple bits to each terminal device, a control data signal consisting of multiple bits, and a return waiting signal. A signal in which long pulse signals are arranged in series is cyclically transmitted to each address signal, and each terminal device is equipped with an address judgment means for comparing the address signal on the signal line with its own address, and control data when the address signals match. A side control output means that generates a 1 or 0 control output corresponding to each bit of the signal in parallel for the same number of bits as the control data signal, and a signal line between the side control output means and the signal line during the period of the long pulse signal for waiting for return. In a remote monitoring and control system, each terminal device is provided with a monitoring signal return means for returning a monitoring signal consisting of the same number of bits as the control data signal to the main operation panel side as a return current by short-circuiting through an appropriate impedance. For each, each of the above control outputs is set as the respective set input,
A remote monitoring and control system is provided with 70 flip-flops whose number is the same as the number of control/output bits that are reset after the return of a monitoring signal is completed, and the output of each flip-flop is inputted as a monitoring signal to a monitoring signal return means.
JP14868982U 1982-09-30 1982-09-30 remote monitoring control system Pending JPS5956888U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14868982U JPS5956888U (en) 1982-09-30 1982-09-30 remote monitoring control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14868982U JPS5956888U (en) 1982-09-30 1982-09-30 remote monitoring control system

Publications (1)

Publication Number Publication Date
JPS5956888U true JPS5956888U (en) 1984-04-13

Family

ID=30330278

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14868982U Pending JPS5956888U (en) 1982-09-30 1982-09-30 remote monitoring control system

Country Status (1)

Country Link
JP (1) JPS5956888U (en)

Similar Documents

Publication Publication Date Title
JPS6239580B2 (en)
JPS5956888U (en) remote monitoring control system
JPS5956889U (en) remote control system
JPS5936677U (en) remote monitoring control system
JPS5969583U (en) remote control system
JPS60139280U (en) pulse monitoring device
JPS5961680U (en) Time division multiplex transmission system
JPS6077149U (en) signal transmission system
JPS59147249U (en) Microprocessor runaway monitoring circuit
JPS58132481U (en) remote monitoring control device
JPS58190146U (en) printer tester
JPS58119254U (en) Transmission speed automatic matching device
JPS5996614U (en) key input device
JPS582039U (en) clock receiver circuit
JPS582050U (en) Connection status detection circuit
JPS61111245U (en)
JPS61216192A (en) Memory writing system
JPS58117522U (en) pulse circuit
JPS59100398U (en) Power circuit measuring device
JPS6059686U (en) signal monitoring circuit
JPS5996943U (en) Logic circuits with matched termination circuits
JPS5840989U (en) remote monitoring device
JPS59189360U (en) signal transmission system
JPS6082392U (en) Counter input circuit
JPS60132060U (en) Input/output control circuit