JPS5996934U - receiving device - Google Patents

receiving device

Info

Publication number
JPS5996934U
JPS5996934U JP19172882U JP19172882U JPS5996934U JP S5996934 U JPS5996934 U JP S5996934U JP 19172882 U JP19172882 U JP 19172882U JP 19172882 U JP19172882 U JP 19172882U JP S5996934 U JPS5996934 U JP S5996934U
Authority
JP
Japan
Prior art keywords
tuning
circuit
frequency
receiving device
receiving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19172882U
Other languages
Japanese (ja)
Other versions
JPH042500Y2 (en
Inventor
実 近藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pioneer Corp
Original Assignee
Pioneer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pioneer Corp filed Critical Pioneer Corp
Priority to JP19172882U priority Critical patent/JPS5996934U/en
Publication of JPS5996934U publication Critical patent/JPS5996934U/en
Application granted granted Critical
Publication of JPH042500Y2 publication Critical patent/JPH042500Y2/ja
Granted legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第１図は従来の受信機の一部を示す回路図、第２図は第
１図の回路の特性を示す図、第３図及び第４図は本考案
の実施例を夫々示す回路図である。 １・・・・・・アンテナ受信回路の同調回路部、２・・
・・・・局部発振回路の同調回路部、Ｄ、’、　Ｄ２・
・・・・・バリキャップ、Ｒ４，Ｒ２・・・・・・制御
電圧印加抵抗、Ｌ３・・・・・・補償コイル。Figure 1 is a circuit diagram showing a part of a conventional receiver, Figure 2 is a diagram showing the characteristics of the circuit in Figure 1, and Figures 3 and 4 are circuit diagrams showing embodiments of the present invention. be. 1... Tuning circuit section of antenna receiving circuit, 2...
...Tuned circuit section of local oscillation circuit, D,', D2・
... Varicap, R4, R2 ... Control voltage application resistor, L3 ... Compensation coil.

Claims (2)

【実用新案登録請求の範囲】[Scope of utility model registration request] （１）アンテナ受信回路と局部発振回路との各同調回路
部のコンデンサが可変容量ダイオードからなり、この可
変容量ダイオードの容量値を制御することにより受信周
波数を変化せしめるようにした受信装置であって、前記
両同調回路部の５うち同調周波数の下限に対向する上限
周波数の比が大なる方の同調回路部に可変容量ダイオー
ドに直列に補償コイルを付加し、トラッキングエラーの
軽減補償をなすようにしたこと全特徴とする受信装置。(1) A receiving device in which the capacitors in each tuning circuit section of the antenna receiving circuit and the local oscillation circuit are comprised of variable capacitance diodes, and the receiving frequency is changed by controlling the capacitance value of the variable capacitance diodes. A compensation coil is added in series with the variable capacitance diode to the tuning circuit section which has a larger ratio of the upper limit frequency opposite to the lower limit of the tuning frequency among the five tuning circuit sections, so as to reduce and compensate for the tracking error. A receiving device with all the features. （２）前記アンテナ受信回路の同調回路部の同調周波数
に比し前記局部発振回路の発振周波数が高いアッパーロ
ーカル方式とされており、前記補償コイルは前記アンテ
ナ受信回路の同調回路部に付加されていることを特徴と
する実用新案登録請求の範囲第１′項記載の受信装置。(2) An upper local system is used in which the oscillation frequency of the local oscillation circuit is higher than the tuning frequency of the tuning circuit section of the antenna receiving circuit, and the compensation coil is added to the tuning circuit section of the antenna receiving circuit. A receiving device according to claim 1', characterized in that:
JP19172882U 1982-12-18 1982-12-18 receiving device Granted JPS5996934U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19172882U JPS5996934U (en) 1982-12-18 1982-12-18 receiving device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19172882U JPS5996934U (en) 1982-12-18 1982-12-18 receiving device

Publications (2)

Publication Number Publication Date
JPS5996934U true JPS5996934U (en) 1984-06-30
JPH042500Y2 JPH042500Y2 (en) 1992-01-28

Family

ID=30412796

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19172882U Granted JPS5996934U (en) 1982-12-18 1982-12-18 receiving device

Country Status (1)

Country Link
JP (1) JPS5996934U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5136001A (en) * 1974-09-20 1976-03-26 Sony Corp CHUUNA

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5136001A (en) * 1974-09-20 1976-03-26 Sony Corp CHUUNA

Also Published As

Publication number Publication date
JPH042500Y2 (en) 1992-01-28

Similar Documents

Publication Publication Date Title
JPS5996934U (en) receiving device
JPS59104643U (en) AM receiver
JPS5931042Y2 (en) All channel channel
JPS639151Y2 (en)
JPS622832Y2 (en)
JPS59137653U (en) VHF tuner local oscillation circuit
JPS58141606U (en) Oscillator frequency fine adjustment circuit
JPS628725U (en)
JPS60111122U (en) Band switching circuit
JPS59159050U (en) UHF tuner local oscillation circuit
JPS5922525U (en) tuned circuit
JPS5866722U (en) Impedance conversion circuit for FM antenna
JPS5920441U (en) signal detection circuit device
JPS5959032U (en) tuned circuit
JPS58135129U (en) High frequency amplifier circuit
JPS58161312U (en) variable frequency oscillation circuit
JPS615043U (en) Local oscillation circuit in superheterodyne reception system
JPS59183048U (en) Receiver input circuit
JPS59166520U (en) Receiving machine
JPS6037952U (en) UHF tuner local oscillation circuit
JPS58144930U (en) Output circuit for PLL
JPS6285024U (en)
JPS61109215U (en)
JPS6135418U (en) angle modulator
JPS5850711U (en) wideband oscillator