JPS6027450B2 - High frequency limiter circuit - Google Patents
High frequency limiter circuitInfo
- Publication number
- JPS6027450B2 JPS6027450B2 JP51093847A JP9384776A JPS6027450B2 JP S6027450 B2 JPS6027450 B2 JP S6027450B2 JP 51093847 A JP51093847 A JP 51093847A JP 9384776 A JP9384776 A JP 9384776A JP S6027450 B2 JPS6027450 B2 JP S6027450B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- diode
- limiter
- inductance
- high frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005540 biological transmission Effects 0.000 claims description 16
- 239000003990 capacitor Substances 0.000 claims description 4
- 230000000694 effects Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 238000002955 isolation Methods 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000004043 responsiveness Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G11/00—Limiting amplitude; Limiting rate of change of amplitude
- H03G11/02—Limiting amplitude; Limiting rate of change of amplitude by means of diodes
Landscapes
- Waveguide Switches, Polarizers, And Phase Shifters (AREA)
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
Description
【発明の詳細な説明】
本発明は高周波用リミツタ回路に関し、特に逆極性に並
列接続した2ケのダイオードを用いた高周波用リミッタ
回路に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a high frequency limiter circuit, and more particularly to a high frequency limiter circuit using two diodes connected in parallel with opposite polarities.
従釆、高周波用のIJミッタ回路は第1図に示す様に2
ケのダイオード1,2を逆極性に並列絹線した回路単位
を伝送線路に並列に挿入したものが用いられている。The secondary IJ transmitter circuit for high frequency is 2 as shown in Figure 1.
A circuit unit in which two diodes 1 and 2 are connected in parallel with opposite polarities and inserted in parallel into a transmission line is used.
これは、入力電力が小さい場合は、ダイオードがオフ状
態となり、ダイオードの静電容量1′,2′が第2図a
に示すように残留し、これに結線のリードによるインダ
クタンス3が残る。従って伝送路は、この要素の分だけ
回路が乱されて、信号の一部が反射され透過損失の原因
となる。又過大な入力電力が入り、ダイオードがON状
態になったときは、第2図bの如くリード線のィンダク
タンス7が残り、完全なショート状態とならないため、
リミツタのアィソレーション特性は十分ではない。This means that when the input power is small, the diode turns off, and the capacitances 1' and 2' of the diode decrease as shown in Figure 2a.
In addition to this, an inductance 3 due to the wiring leads remains as shown in FIG. Therefore, the circuit of the transmission path is disturbed by this element, and a portion of the signal is reflected, causing transmission loss. Also, when excessive input power is applied and the diode turns on, the inductance 7 of the lead wire remains as shown in Figure 2b, preventing a complete short circuit.
The limiter's isolation characteristics are not sufficient.
特に、周波数が高くなるに従ってこの効果は大きく、高
周波帯では特性の良いリミッ夕が得られ難い。勿論、伝
送線路側にこれらのキャパシタンスやインダクタンスの
寄生要素を補正する回路を入れて、全体的にリミツ夕効
果をより改善することは出来るが、システム設計とデバ
イス詔槍十が分離出来ず、実用上、設計コストの低減や
保守等の面で大きな障害となる。又、外部回路で寄生要
素の補正を行なうと、回路サイズが大きくなり、高周波
でのりミッタ特性の向果的な向上が望めない。本発明の
目的は、この様な従釆のりミッタ回路を改善するため、
特の高周波でも小信号で透過損失が小さく、過大信号に
対して、十分な阻止効果を実現し、しかも、リミッタ回
路全体を小型な回路単位として独立したものにし、高周
波用伝送路の任意の場所に設置できるようにすることに
ある。In particular, this effect increases as the frequency increases, and it is difficult to obtain a limiter with good characteristics in a high frequency band. Of course, it is possible to improve the overall limit effect by inserting a circuit to compensate for these parasitic elements such as capacitance and inductance on the transmission line side, but system design and device design cannot be separated, making it impractical for practical use. Moreover, this poses a major obstacle in terms of reducing design costs and maintenance. Furthermore, if the parasitic elements are corrected using an external circuit, the circuit size becomes large, and no effective improvement in the limiter characteristics at high frequencies can be expected. The purpose of the present invention is to improve such a slave limiter circuit.
Even at particularly high frequencies, transmission loss is small for small signals, and sufficient blocking effect is achieved against excessive signals.Furthermore, the entire limiter circuit can be made independent as a small circuit unit, allowing it to be placed anywhere on the high frequency transmission path. The purpose is to make it possible to install it in
以下実施例に従って本発明を説明する。The present invention will be explained below according to Examples.
第3図は本発明の一実施例を示す等価回路である図に於
て、1及び2がダイオードで、互に逆極性に並列に縞線
した即ち、巴状に鯖線したものを一つの小回路単位7と
して構成する。FIG. 3 is an equivalent circuit showing an embodiment of the present invention, in which diodes 1 and 2 are striped in parallel with opposite polarities, i.e., they are made into a single line. It is configured as a small circuit unit 7.
この回路7の現実の回路の寸法は、扱う信号の波長の1
桁以下程度に十分接近して粗立てる。この回路単位7に
直列に静電容量4を結線しこの回路ブロック8を伝送線
路の一点に並列に結線する。このとき結線に要するリー
ドやダイオードの内部ィンダクタンス3がこれらに直列
に結線される。一方、この伝送線路の同一点に、これら
の回路ブロック8と並列に、インダクタンス5が結線さ
れる。この回路の動作は次の様になる。The actual dimensions of this circuit 7 are 1 of the wavelength of the signal to be handled.
Raise it close enough to below the order of magnitude. A capacitor 4 is connected in series to this circuit unit 7, and this circuit block 8 is connected in parallel to one point of the transmission line. At this time, the leads required for connection and the internal inductance 3 of the diode are connected in series to these. On the other hand, an inductance 5 is connected in parallel with these circuit blocks 8 at the same point on this transmission line. The operation of this circuit is as follows.
入力信号が小さし、ときは、ダイオードはOFF状態と
なり第4図の様になる。このときダイオードは小さなキ
ャパシタンス10となり、回路ブロック8は全体で容量
性になっていて、これがインダクタンス5と使用周波数
帯で並列共振を起こし、伝送線路のリミッタの接続点1
1,12、間は開放状態となるので伝送損失が最小にな
る。又、過大入力信号が入るとダイオードはON状態に
なり共振回路は第5図の様になる。このとき、ダイオー
ドや回路を構成するために用いたりードによるィンダク
タンス3と4が直列共振を起こして伝送線路の接続点1
1,12間はショート状態となる。When the input signal is small, the diode is turned off, as shown in FIG. At this time, the diode has a small capacitance 10, and the circuit block 8 is capacitive as a whole, which causes parallel resonance with the inductance 5 in the frequency band used, and the connection point 1 of the limiter of the transmission line.
1, 12, and 12 are open, so transmission loss is minimized. Further, when an excessive input signal is input, the diode is turned on and the resonant circuit becomes as shown in FIG. At this time, inductances 3 and 4 caused by the diodes and the cables used to configure the circuit cause series resonance, and the connection point 1 of the transmission line
Between 1 and 12, a short circuit occurs.
従って、過大入力の入ったときは伝送線路は断の状態と
なり良いリミット効果が得られる。本発明のリミッタ回
路の設計は次の手順で行うことが出釆る。Therefore, when an excessive input is applied, the transmission line is disconnected and a good limiting effect can be obtained. The limiter circuit of the present invention can be designed in the following steps.
先ず直列共振の条件を決める。即ち、第5図のィンダク
タンス3の設定出来る範囲をダイオードを含めて、構造
上の条件から決め、これに使用周波数帯で直列共振する
キャパシタンス4を決める。次に並列共振の条件を決め
る。先ず第3図に於て、直列回路ブロック8が容量性に
なるための条件として、ダイオードのキヤパシタンス1
0によるリアクタンスか、インダクタンス3によるリア
クタンスより大きくなるようなダイオードを選定する。
その後、回路ブロック8全体の容量性リアクタンスと並
列共振するような、ィンダクタンス5を定める。First, determine the conditions for series resonance. That is, the range in which the inductance 3 shown in FIG. 5 can be set is determined from the structural conditions, including the diode, and the capacitance 4 that resonates in series in the frequency band used is determined. Next, determine the conditions for parallel resonance. First, in FIG. 3, as a condition for the series circuit block 8 to become capacitive, the capacitance 1 of the diode is
Select a diode whose reactance is greater than the reactance due to 0 or the reactance due to inductance 3.
Thereafter, an inductance 5 is determined so as to resonate in parallel with the capacitive reactance of the entire circuit block 8.
このような回路を導波管伝送線路に於て実現した1例を
第6図に示す。第6図は導波管型のりミツタモジュール
(回路単位)をフランヂ面方向から見たものである。図
に於て、13は誘導性窓で第3図のィンダクタンス5に
対応し、16は巴状鯖線したダイオード回路単位で第3
図の7に対応し、14は、直列共振回路を構成するため
のィンダクタンスで第3図の3に対応し、4も、このィ
ンダクタンス3と直列共振を生ずるための静電容量で第
3図の4に対応する。この例でも明らかな様に、本発明
では、共振回路が導波管等の伝送線路の一点に集中して
おり、その共振回路の一部に、リミツ夕−作用の素子で
ある巴状に結線されたダイオードの回路単位があるため
、高周波電流路が最短距離となる外、ダイオードが巴状
に結線されているため直流リタ−ンを必要とせず、静電
容量4と直列共回路を簡単に構成出来これが形状を小さ
くする効果を出し、共振回路の損失を小さくし、リミッ
タ作用を向上させている。An example of realizing such a circuit in a waveguide transmission line is shown in FIG. FIG. 6 shows a waveguide type glue module (circuit unit) viewed from the flange surface direction. In the figure, 13 is an inductive window, which corresponds to the inductance 5 in Figure 3, and 16 is a third diode circuit unit with a tortoise-shaped wire.
7 in the figure, 14 is an inductance for configuring a series resonant circuit and corresponds to 3 in FIG. Corresponds to 4 in the figure. As is clear from this example, in the present invention, the resonant circuit is concentrated at one point on a transmission line such as a waveguide, and a part of the resonant circuit is connected in the form of a tome, which is an element with a limit effect. Since there is a circuit unit of diodes, the high frequency current path is the shortest distance, and since the diodes are connected in a tome shape, there is no need for a DC return, making it easy to create a series circuit with capacitance 4. This configuration has the effect of reducing the size, reducing the loss of the resonant circuit, and improving the limiter action.
又、巴状結線した回路単位を用いたメリットは、過剰入
力時にダイオードが低インピーダンスになるため、高電
圧が加わらずダイオードの電圧破壊の心配がない。一般
にリミッタ用ダイオードは、順電流に対しては十分余裕
をもって設計することが出来るが、耐圧はリミツタ作用
の応答性や損失の要素となる直列抵抗と相矛盾するので
、高耐圧の素子を採用するのは得策でない。このため、
過剰電力を処理するためには日頃方向特性のみを用いる
ことが望ましい。従ってごく接近して配置し、互に逆向
にした素子を並列に結線したいわゆる巴状結線の素子が
これを実現する。本発明の特徴は、このダイオードの巴
状結線の回路ブロックを共振回路の内部に組み込みリミ
ッタ効果を回路的に向上させると共に、リミッタ素子の
選定の条件を有利にしたことにあり、又、バイアスリタ
ーンを不要にしたことによって、ダイオード素子と直列
にキャパシタンスを結線することを可能にした。このこ
とによって、過電力によりダイオードがONした場合直
列共振を起させ得て、透過形の低損失、高アイソレーシ
ョンのパッシブリミツタ(過電力により回路を断させる
型式)が実現された。Further, the advantage of using a circuit unit connected in a tombular configuration is that the impedance of the diode becomes low when an excessive input is applied, so there is no risk of voltage breakdown of the diode because no high voltage is applied. In general, limiter diodes can be designed with sufficient margin for forward current, but the withstand voltage is inconsistent with the responsiveness of the limiter action and the series resistance, which is an element of loss, so a high withstand voltage element is used. is not a good idea. For this reason,
In order to handle excess power, it is desirable to use only the directional characteristics. Therefore, this is achieved by a so-called cross-connected element in which elements arranged very closely and with opposite directions are connected in parallel. The features of the present invention are that this circuit block of diodes connected in a tombular shape is incorporated into the resonant circuit to improve the limiter effect circuit-wise, and that the conditions for selecting the limiter element are advantageous. By eliminating the need for the diode element, we have made it possible to connect the capacitance in series with the diode element. As a result, series resonance can be caused when the diode is turned on due to overpower, and a transmission-type low-loss, high-isolation passive limiter (a type that breaks the circuit due to overpower) has been realized.
第1図は従来の2ケのダイオードを用いたりミツタ回路
の例を示す図、第2図aは、第1図のりミッタの小信号
時の等価回路である。
第2図bは第1図の過大信号が入力した時の等価回路で
ある。第3図は本発明の実施例の等価回路図で、第4図
は第3図の回路の小信号時の等価回路である。第5図は
第3図の回路の過大信号入力時の等価回路である。第6
図は、導波管伝送路用のIJミッタ回路に本発明を適用
した例である。1及び2はリミッタ用ダイオード、3は
導入線及びダイオードのィンダクタンス、4は直列共振
用キヤパシター、5は並列共振用インダクタンス、7は
ダイオードを巴状結線した回路単位、8はリミツタダィ
オードを含む直列回路ブロック、9はダイオードを巴状
鯖線した回路単位を含む共振回路、10は回路単位7の
小信号時の等価的キヤパシタンスを示す。
努′図
鈴2図
弟3図
第4図
弟s図
第6図FIG. 1 is a diagram showing an example of a conventional Mituta circuit using two diodes, and FIG. 2a is an equivalent circuit of the limiter of FIG. 1 when a small signal is used. FIG. 2b is an equivalent circuit when the excessive signal of FIG. 1 is input. FIG. 3 is an equivalent circuit diagram of an embodiment of the present invention, and FIG. 4 is an equivalent circuit diagram of the circuit of FIG. 3 when a small signal is used. FIG. 5 is an equivalent circuit of the circuit shown in FIG. 3 when an excessive signal is input. 6th
The figure shows an example in which the present invention is applied to an IJ transmitter circuit for a waveguide transmission line. 1 and 2 are limiter diodes, 3 is the lead-in wire and inductance of the diode, 4 is a capacitor for series resonance, 5 is an inductance for parallel resonance, 7 is a circuit unit in which diodes are connected in a tome shape, and 8 is a limiter diode. 9 is a resonant circuit including a circuit unit in which a diode is formed into a tortoise-shaped wire, and 10 is the equivalent capacitance of the circuit unit 7 when a small signal is generated. Tsutomu' figure bell 2 figure younger brother 3 figure 4 younger brother s figure 6
Claims (1)
ダイオード回路と、容量と、第1及び第2のインダクタ
ンスとを含み、前記ダイオード回路と前記容量と前第1
のインダクタンスとが直列接続され、前記第2のインダ
クタンスと前記直列接続回路が高周波用伝送路に並列に
接続されていることを特徴とする高周波用リミツタ回路
。1 includes a diode circuit having two diodes connected in parallel with opposite polarities, a capacitor, and first and second inductances, the diode circuit, the capacitor, and the first inductance.
A high-frequency limiter circuit, characterized in that the second inductance and the series-connected circuit are connected in parallel to a high-frequency transmission line.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP51093847A JPS6027450B2 (en) | 1976-08-05 | 1976-08-05 | High frequency limiter circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP51093847A JPS6027450B2 (en) | 1976-08-05 | 1976-08-05 | High frequency limiter circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5318941A JPS5318941A (en) | 1978-02-21 |
| JPS6027450B2 true JPS6027450B2 (en) | 1985-06-28 |
Family
ID=14093788
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP51093847A Expired JPS6027450B2 (en) | 1976-08-05 | 1976-08-05 | High frequency limiter circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6027450B2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58144931U (en) * | 1982-03-25 | 1983-09-29 | 日本電気株式会社 | Radio with amplitude limiting circuit |
| JPH0421781Y2 (en) * | 1987-05-14 | 1992-05-19 |
-
1976
- 1976-08-05 JP JP51093847A patent/JPS6027450B2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5318941A (en) | 1978-02-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4803447A (en) | Three terminal remotely controlled SPDT antenna switch | |
| US5105172A (en) | Monolithically realizable radio frequency bias choke | |
| US5406224A (en) | Circuit for stabilizing RF amplifier | |
| KR920005467A (en) | Monolithic High Frequency Bias Choke and its Separation Method | |
| US4642584A (en) | Slot-line switching and limiting device for operation at microwave frequencies | |
| SE511749C2 (en) | antenna | |
| US3886505A (en) | Semiconductor package having means to tune out output capacitance | |
| WO2009060264A1 (en) | Integrated circuit having harmonic termination circuitry | |
| JPS6027450B2 (en) | High frequency limiter circuit | |
| KR0181896B1 (en) | Wide-band device of fast optical module | |
| US3414833A (en) | Electronically tunable high frequency network using pin diodes | |
| US20250219353A1 (en) | Optoelectronic component and fabrication method thereof | |
| US3424983A (en) | Load isolation network which protects transmitter if antenna is disconnected | |
| US20170302269A1 (en) | Electronically switchable diplexer | |
| CN111277257A (en) | RF Switch with ESD Protection | |
| CN115349223A (en) | Offset distributed amplifier | |
| JPH01135203A (en) | Apparatus and method for processing signal | |
| JPS60200547A (en) | Semiconductor device | |
| US6788447B2 (en) | Off-chip matching circuit for electroabsorption optical modulator | |
| US4484163A (en) | Arrangement for biasing high-frequency active components | |
| JPH10256850A (en) | Semiconductor device and high frequency power amplifier | |
| JPS62109410A (en) | Bias circuit for microwave amplifier | |
| JP4464368B2 (en) | Switch circuit | |
| JP2956383B2 (en) | Semiconductor switch | |
| KR102304322B1 (en) | Millimeter-wave Switch Structure with Low Insertion Loss using Parallel Resonance Structure |