JPS6046641A - Digital transmission repeater - Google Patents
Digital transmission repeaterInfo
- Publication number
- JPS6046641A JPS6046641A JP15419583A JP15419583A JPS6046641A JP S6046641 A JPS6046641 A JP S6046641A JP 15419583 A JP15419583 A JP 15419583A JP 15419583 A JP15419583 A JP 15419583A JP S6046641 A JPS6046641 A JP S6046641A
- Authority
- JP
- Japan
- Prior art keywords
- low
- circuit
- digital transmission
- signal
- transmission repeater
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of DC offset
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
[技術分野]
本発明は基底帯域伝送において電力分#渡波器等による
低域遮断歪を補償するデジタル伝送中継装置に関するも
のである。DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to a digital transmission repeater that compensates for low-frequency cut-off distortion caused by a power transfer device or the like in baseband transmission.
[従来技術]
一般的にアナログ信号をデジタル信号に変換して伝送す
るには棟木化(サンプリング)→電子化→符号化といっ
た手順を経て伝送路に送り出される。[Prior Art] Generally, in order to convert an analog signal into a digital signal and transmit it, the signal is sent out to a transmission line through the following steps: purlin conversion (sampling) → digitization → encoding.
従来、符号化した後の符号系列は伝送路損失、中継器の
構造を考慮して平衡符号(バイポーラ符号)が主に使用
されているが伝送効率の面から考えると単極符号(ユニ
ポーラ符号)を使用する方が能率的な伝送ができる。し
かし単極符号系列を用いると等花器が低域遮断歪による
付号間干渉をおこし符号誤りを生じて正しい伝送ができ
なくなるという欠点があった。Conventionally, balanced codes (bipolar codes) have been mainly used for code sequences after encoding, taking transmission path loss and repeater structure into account, but unipolar codes have been used from the perspective of transmission efficiency. Transmission is more efficient when using . However, when a unipolar code sequence is used, there is a drawback that the isoflowering causes interference between codes due to low frequency cut-off distortion, resulting in code errors and impossibility of correct transmission.
[目的]
本発明は上述従来技術の欠点に鑑みてなされてものであ
って、低域遮断歪を補償する帰還回路を設けることによ
り等化器の符号量干渉を防ぎ、正確な伝送が行えるデジ
タル伝送中継装置を提供することを目的とする。[Objective] The present invention has been made in view of the above-mentioned drawbacks of the prior art, and provides a digital system that prevents equalizer code amount interference and enables accurate transmission by providing a feedback circuit that compensates for low-frequency cut-off distortion. The purpose is to provide a transmission relay device.
[実施例]
以下に本発明の一実施例を図面を参照して説明する。第
1図は実施例の構成を説明するためのブロック図である
。図において、■は伝送路信号入力部、0は伝送路信号
出力部である。aは電力分離濾波器で、信号伝送路には
パルス信号と中継器を駆動させるための直流分が重畳さ
れており、電力分#瀘波器aはこの信号危と直流分(低
周波成分)とを分離させるバイパスフィルタである。b
は波形等化器であり伝送路で歪を受け、減衰した受信波
形に対して線路の周波数特性による歪を取り除き、増幅
整形してS/N比の良い等化波形(自乗予弦波)にする
。Cはタイミング回路で、伝送路信号出力部0からの送
出パルスを正しい時間間隔に位相再生するためのトリガ
パルスを発生する。dは識別再生回路で前記トリ力パル
スの発生する時刻に等化器がしきい値より大きいか否か
を識別し、その結果に基づいて符号を再生して送出する
。[Example] An example of the present invention will be described below with reference to the drawings. FIG. 1 is a block diagram for explaining the configuration of an embodiment. In the figure, ■ is a transmission line signal input section, and 0 is a transmission line signal output section. A is a power separation filter, in which a pulse signal and a DC component for driving the repeater are superimposed on the signal transmission path, and the power separation filter a separates this signal and the DC component (low frequency component). This is a bypass filter that separates the b
is a waveform equalizer that removes the distortion caused by the frequency characteristics of the line from the received waveform that is distorted and attenuated in the transmission line, and amplifies and shapes it into an equalized waveform (squared sinusoidal wave) with a good S/N ratio. do. C is a timing circuit that generates trigger pulses for regenerating the phase of the pulses sent from the transmission line signal output section 0 at correct time intervals. d is an identification/regeneration circuit which identifies whether or not the value of the equalizer is greater than a threshold value at the time when the tri-force pulse occurs, and based on the result, regenerates and transmits the code.
従来の中継器ではバイパスフィルタaを通過した信号成
分は波形等化器すに入力されるのであるが、このままで
は低域遮断歪のために等化器における符号量干渉の原因
となる。■は本発明にがかる低域遮断歪の補償回路で、
帰還回路eと遅延回路fと遅延時間制御回路gとから成
っている。バイパスフィルタaは第2図(A)に示すよ
うな081次フィルタとするとその時の伝達関数はP−
jωとして、
V2 /Vl = 1−1/ (PCR+ 1) ・
(1)で表される。(1)式右辺の第2項は負符号で結
ひつけられたローパスフィルタの伝達特性を示している
。バイパスフィルタaによる低域遮断はローパスフィル
タ成分に起因するものであるから帰還回路eはこのロー
パスフィルタの成分を打ち消す伝達特性を有するもので
ある。等価回路を第2図(B)に示す。遅延回路fは電
力分1111瀘波器aを介して入力された低域遮断成分
を遅延させ、伝送路信号出力部Oからの帰還補償成分と
時間的に一致させるだめのものである。遅延時間制御回
路gは伝送路信号出力部Oからの帰還補償信号を監視し
、上記入力低域遮断成分との時間的一致が常に最適に行
われるよう遅延回路fの遅延時間を制御する回路である
。尚、第3図(A)は単極符号の電カスベクトル分布、
第3図(B)には平衡符号の電カスベクトル分布を示す
。ここで第3図(A)、(B)におけるf。はパルス繰
り返し周波数(クロック周波数)である。In the conventional repeater, the signal component that has passed through the bypass filter a is input to the waveform equalizer, but if left as is, low frequency cut-off distortion causes code amount interference in the equalizer. ■ is a compensation circuit for low-frequency cutoff distortion according to the present invention;
It consists of a feedback circuit e, a delay circuit f, and a delay time control circuit g. If the bypass filter a is a 081st-order filter as shown in Figure 2 (A), then the transfer function is P-
As jω, V2 /Vl = 1-1/ (PCR+1) ・
It is expressed as (1). The second term on the right side of equation (1) indicates the transfer characteristic of the low-pass filter connected with a negative sign. Since the low-frequency cut-off by the bypass filter a is caused by the low-pass filter component, the feedback circuit e has a transfer characteristic that cancels out the low-pass filter component. The equivalent circuit is shown in FIG. 2(B). The delay circuit f is used to delay the low-frequency cutoff component inputted through the power filter 1111 a, and to make it coincide in time with the feedback compensation component from the transmission line signal output section O. The delay time control circuit g is a circuit that monitors the feedback compensation signal from the transmission line signal output section O and controls the delay time of the delay circuit f so that time matching with the input low-frequency cutoff component is always optimally performed. be. In addition, Fig. 3 (A) shows the electric scum vector distribution of unipolar code,
FIG. 3(B) shows the electric scum vector distribution of a balanced code. Here, f in FIGS. 3(A) and 3(B). is the pulse repetition frequency (clock frequency).
[効果]
以上述べた如く本発明によれば、従来の中継器に帰還回
路、遅延回路、遅延時間制御回路とを設けることによっ
て信号性の低域遮断歪を時間域、周波数域において完全
に補償で5、能率的な単極符号系列を用いた符号誤り率
の少ないデジタル伝送が可能であるという効果がある。[Effects] As described above, according to the present invention, by providing a conventional repeater with a feedback circuit, a delay circuit, and a delay time control circuit, it is possible to completely compensate for the low-frequency cutoff distortion of the signal in the time domain and frequency domain. 5, it is possible to perform digital transmission with a low bit error rate using an efficient unipolar code sequence.
第1図は一実施例の構成を示すブロック図、第2図(A
)は電力分離濾波器の特性を示す等価回路図、
第2図(B)は帰還回路の特性を示す等価回路図、
第3図(A)は単極符号の電カスベクトル分布を示すグ
ラフ図、
第3図(B)は平衡符号の電カスベクトル分布を示すグ
ラフ図である。
ここで、a・・・電力分離濾波器、b・・・波形等花器
、C・・・タイミング回路、d・・・識別再生回路。
e・・・帰還回路、f・・・遅延回路9g・・・遅延時
間制御回路である。
俤2図
(B)
第3図
(A)
(B>FIG. 1 is a block diagram showing the configuration of one embodiment, and FIG. 2 (A
) is an equivalent circuit diagram showing the characteristics of the power separation filter, Figure 2 (B) is an equivalent circuit diagram showing the characteristics of the feedback circuit, and Figure 3 (A) is a graph diagram showing the electric scum vector distribution of a single-pole code. , FIG. 3(B) is a graph showing the electric scum vector distribution of a balanced code. Here, a...power separation filter, b...waveform vase, C...timing circuit, d...discrimination and regeneration circuit. e...Feedback circuit, f...Delay circuit 9g...Delay time control circuit. Figure 2 (B) Figure 3 (A) (B>
Claims (1)
信号の高域遮断成分を抽出して入力側低域遮断信号に重
畳させる帰還手段と、前記重畳の位相を合せる位相制御
手段を有し、前記入力側低域遮断信号の低域遮断歪を補
償することを特徴とするデジタル伝送中継装置。A digital transmission repeater for PCM communication, comprising feedback means for extracting a high-frequency cutoff component of a relay output signal and superimposing it on an input-side low-frequency cutoff signal, and a phase control means for matching the phase of the superimposition, the input side A digital transmission repeater characterized by compensating for low-frequency cutoff distortion of a low-frequency cutoff signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15419583A JPS6046641A (en) | 1983-08-25 | 1983-08-25 | Digital transmission repeater |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15419583A JPS6046641A (en) | 1983-08-25 | 1983-08-25 | Digital transmission repeater |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6046641A true JPS6046641A (en) | 1985-03-13 |
Family
ID=15578911
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15419583A Pending JPS6046641A (en) | 1983-08-25 | 1983-08-25 | Digital transmission repeater |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6046641A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5024101A (en) * | 1989-02-10 | 1991-06-18 | Nippondenso Co., Ltd. | Power source circuit and bridge type measuring device with output compensating circuit utilizing the same |
-
1983
- 1983-08-25 JP JP15419583A patent/JPS6046641A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5024101A (en) * | 1989-02-10 | 1991-06-18 | Nippondenso Co., Ltd. | Power source circuit and bridge type measuring device with output compensating circuit utilizing the same |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111181817B (en) | Slave device for enhancing data rate of DSI3 bus | |
| JP2000278185A (en) | Mixed-mode adaptive analog reception architecture for data communication. | |
| EP0289237A2 (en) | Improved manchester code receiver | |
| US4306249A (en) | Digital signal processing method and apparatus | |
| JPS6194419A (en) | Adaptive receiver | |
| CA2201834A1 (en) | Serial digital data communications receiver with improved automatic cable equalizer, agc system, and dc restorer | |
| EP0096943A2 (en) | Terminal arrangement for a duplex transmission system | |
| DE60024127D1 (en) | METHOD AND RECEIVER FOR TURNING A SIGNAL FAULT IN A COMMUNICATION SYSTEM | |
| JPH02250528A (en) | Ac pulse inversion coding and decoding methods for continuous data transmission | |
| JPH0117608B2 (en) | ||
| KR100337097B1 (en) | A transmission system and a receiver including timing means | |
| US4078157A (en) | Method and apparatus for regenerating a modified duobinary signal | |
| EP0304081B1 (en) | Digital communication system using partial response and bipolar coding techniques | |
| JPH0131810B2 (en) | ||
| CA1289198C (en) | Line equalizer | |
| JPH0216066B2 (en) | ||
| US20030108096A1 (en) | System and method for providing equalization in a multiphase communications receiver | |
| CA1226918A (en) | Two-wire duplex data transmission system | |
| JPS59107673A (en) | Pulse transmission system | |
| EP0644677B1 (en) | Equalizer - matched filter combination | |
| SU1241520A1 (en) | Digital signal regenerator | |
| JPH04150107A (en) | Line equalizer | |
| US4249260A (en) | Noise-reducing apparatus | |
| EP0164723A2 (en) | Apparatus for regenerating original signals | |
| EP0624012A1 (en) | Transmission system comprising receiver with improved timing means |