JPS60500355A - 伝送線相互接続を用いるcmos回路 - Google Patents
伝送線相互接続を用いるcmos回路Info
- Publication number
- JPS60500355A JPS60500355A JP83500573A JP50057383A JPS60500355A JP S60500355 A JPS60500355 A JP S60500355A JP 83500573 A JP83500573 A JP 83500573A JP 50057383 A JP50057383 A JP 50057383A JP S60500355 A JPS60500355 A JP S60500355A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- transmission line
- output
- receiver
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 title claims description 92
- 230000007704 transition Effects 0.000 claims description 19
- 230000000295 complement effect Effects 0.000 claims description 6
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 2
- 239000010931 gold Substances 0.000 claims description 2
- 229910052737 gold Inorganic materials 0.000 claims description 2
- 238000000034 method Methods 0.000 description 12
- 238000010586 diagram Methods 0.000 description 8
- 230000001934 delay Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000013508 migration Methods 0.000 description 2
- 230000005012 migration Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 241000282994 Cervidae Species 0.000 description 1
- 108010062580 Concanavalin A Proteins 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 210000002784 stomach Anatomy 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0278—Arrangements for impedance matching
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0292—Arrangements specific to the receiver end
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/10—Integrated device layouts
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Dc Digital Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US1982/001817 WO1984002620A1 (en) | 1982-12-27 | 1982-12-27 | Cmos circuit using transmission line interconnections |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS60500355A true JPS60500355A (ja) | 1985-03-14 |
Family
ID=22168494
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP83500573A Pending JPS60500355A (ja) | 1982-12-27 | 1982-12-27 | 伝送線相互接続を用いるcmos回路 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0129542A4 (de) |
| JP (1) | JPS60500355A (de) |
| WO (1) | WO1984002620A1 (de) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4630284A (en) * | 1984-12-28 | 1986-12-16 | Gte Laboratories Incorporated | Low power line driving digital transmission system |
| DE4430053C1 (de) * | 1994-08-24 | 1995-10-05 | Siemens Ag | Schaltungsanordnung mit mindestens zwei, unterschiedlichen Logikfamilien zugehörigen Schaltkreisen |
| FR2767243B1 (fr) * | 1997-08-11 | 1999-10-08 | Matra Mhs | Dispositif adaptateur symetrique de commutation d'un signal logique |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4002928A (en) * | 1973-09-18 | 1977-01-11 | Siemens Aktiengesellschaft | Process for transmitting signals between two chips with high-speed complementary MOS circuits |
| US4015147A (en) * | 1974-06-26 | 1977-03-29 | International Business Machines Corporation | Low power transmission line terminator |
| JPS5248044A (en) * | 1975-10-15 | 1977-04-16 | Matsushita Electric Works Ltd | Frame for lead relays |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL6403951A (de) * | 1964-04-11 | 1965-10-12 | ||
| DE2023503C3 (de) * | 1970-05-13 | 1980-04-17 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Anordnung zur Verminderung von Reflexionsstörungen innerhalb von Netzwerken zur Impulsübertragung |
| DE2443182B2 (de) * | 1974-09-10 | 1977-02-24 | Siemens AG, 1000 Berlin und 8000 München | Eingangs- und ausgangsstufen zur uebertragung von signalen zwischen zwei chips mit schnellen komplementaer-mos- schaltungen |
| US3986043A (en) * | 1974-12-20 | 1976-10-12 | International Business Machines Corporation | CMOS digital circuits with active shunt feedback amplifier |
| US3983543A (en) * | 1975-06-30 | 1976-09-28 | International Business Machines Corporation | Random access memory read/write buffer circuits incorporating complementary field effect transistors |
| NL7805068A (nl) * | 1978-05-11 | 1979-11-13 | Philips Nv | Drempelschakeling. |
-
1982
- 1982-12-27 EP EP19830900476 patent/EP0129542A4/de not_active Withdrawn
- 1982-12-27 JP JP83500573A patent/JPS60500355A/ja active Pending
- 1982-12-27 WO PCT/US1982/001817 patent/WO1984002620A1/en not_active Ceased
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4002928A (en) * | 1973-09-18 | 1977-01-11 | Siemens Aktiengesellschaft | Process for transmitting signals between two chips with high-speed complementary MOS circuits |
| US4015147A (en) * | 1974-06-26 | 1977-03-29 | International Business Machines Corporation | Low power transmission line terminator |
| JPS5248044A (en) * | 1975-10-15 | 1977-04-16 | Matsushita Electric Works Ltd | Frame for lead relays |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0129542A1 (de) | 1985-01-02 |
| EP0129542A4 (de) | 1986-06-11 |
| WO1984002620A1 (en) | 1984-07-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4414480A (en) | CMOS Circuit using transmission line interconnections | |
| US5859541A (en) | Data processor having an output terminal with selectable output impedances | |
| EP0475711B1 (de) | System zur Datenübertragung zwischen Chips von integrierten Schaltungen | |
| JP3960752B2 (ja) | Vlsi(超大規模集積)cmos(相補形金属酸化膜半導体)回路をインタフェースする高速信号 | |
| US6516365B2 (en) | Apparatus and method for topography dependent signaling | |
| US6549971B1 (en) | Cascaded differential receiver circuit | |
| EP0608786B1 (de) | Übermittlung von logischen Signalen sehr niedriger Spannung zwischen CMOS-Chips für eine grosse Anzahl Hochgeschwindigkeitsausgangsleitungen mit jeweils grosser kapazitiver Last | |
| US5977797A (en) | Method and apparatus for transferring data on a voltage biased data line | |
| KR100606215B1 (ko) | Vlsi cmos 회로의 인터페이스용 고속 시그널링 시스템 | |
| US6054881A (en) | Input/output (I/O) buffer selectively providing resistive termination for a transmission line coupled thereto | |
| US5528168A (en) | Power saving terminated bus | |
| KR100437233B1 (ko) | 집적회로칩및전기시스템 | |
| US5936429A (en) | Interface circuit and method for transmitting binary logic signals with reduced power dissipation | |
| US20040145394A1 (en) | Output buffer circuit having pre-emphasis function | |
| JPH07182078A (ja) | データ処理システムおよび動作方法 | |
| JPH1185345A (ja) | 入出力インターフェース回路及び半導体システム | |
| US9325534B2 (en) | Configurable differential to single ended IO | |
| CN1694253A (zh) | 具有芯片上终结电路的半导体存储器件 | |
| US20020191707A1 (en) | Data transmission circuit for universal serial bus system | |
| US20020005734A1 (en) | Method and apparatus for programmable active termination of input/output devices | |
| US6184714B1 (en) | Multiple-bit, current mode data bus | |
| US6229845B1 (en) | Bus driver with data dependent drive strength control logic | |
| US7383373B1 (en) | Deriving corresponding signals | |
| JPS60500355A (ja) | 伝送線相互接続を用いるcmos回路 | |
| US6417688B1 (en) | Method and apparatus for implementing a highly robust, fast, and economical five load bus topology based on bit mirroring and a well terminated transmission environment |