JPS60500355A - 伝送線相互接続を用いるcmos回路 - Google Patents

伝送線相互接続を用いるcmos回路

Info

Publication number
JPS60500355A
JPS60500355A JP83500573A JP50057383A JPS60500355A JP S60500355 A JPS60500355 A JP S60500355A JP 83500573 A JP83500573 A JP 83500573A JP 50057383 A JP50057383 A JP 50057383A JP S60500355 A JPS60500355 A JP S60500355A
Authority
JP
Japan
Prior art keywords
circuit
transmission line
output
receiver
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP83500573A
Other languages
English (en)
Japanese (ja)
Inventor
ゼイシオ、ジヨン、ジエイ
Original Assignee
ストレイジ、テクノロジ−、パ−トナ−ズ
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ストレイジ、テクノロジ−、パ−トナ−ズ filed Critical ストレイジ、テクノロジ−、パ−トナ−ズ
Publication of JPS60500355A publication Critical patent/JPS60500355A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/0272Arrangements for coupling to multiple lines, e.g. for differential transmission
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/0278Arrangements for impedance matching
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/028Arrangements specific to the transmitter end
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/0292Arrangements specific to the receiver end
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10Integrated device layouts

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
JP83500573A 1982-12-27 1982-12-27 伝送線相互接続を用いるcmos回路 Pending JPS60500355A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1982/001817 WO1984002620A1 (en) 1982-12-27 1982-12-27 Cmos circuit using transmission line interconnections

Publications (1)

Publication Number Publication Date
JPS60500355A true JPS60500355A (ja) 1985-03-14

Family

ID=22168494

Family Applications (1)

Application Number Title Priority Date Filing Date
JP83500573A Pending JPS60500355A (ja) 1982-12-27 1982-12-27 伝送線相互接続を用いるcmos回路

Country Status (3)

Country Link
EP (1) EP0129542A4 (de)
JP (1) JPS60500355A (de)
WO (1) WO1984002620A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4630284A (en) * 1984-12-28 1986-12-16 Gte Laboratories Incorporated Low power line driving digital transmission system
DE4430053C1 (de) * 1994-08-24 1995-10-05 Siemens Ag Schaltungsanordnung mit mindestens zwei, unterschiedlichen Logikfamilien zugehörigen Schaltkreisen
FR2767243B1 (fr) * 1997-08-11 1999-10-08 Matra Mhs Dispositif adaptateur symetrique de commutation d'un signal logique

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4002928A (en) * 1973-09-18 1977-01-11 Siemens Aktiengesellschaft Process for transmitting signals between two chips with high-speed complementary MOS circuits
US4015147A (en) * 1974-06-26 1977-03-29 International Business Machines Corporation Low power transmission line terminator
JPS5248044A (en) * 1975-10-15 1977-04-16 Matsushita Electric Works Ltd Frame for lead relays

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL6403951A (de) * 1964-04-11 1965-10-12
DE2023503C3 (de) * 1970-05-13 1980-04-17 Siemens Ag, 1000 Berlin Und 8000 Muenchen Anordnung zur Verminderung von Reflexionsstörungen innerhalb von Netzwerken zur Impulsübertragung
DE2443182B2 (de) * 1974-09-10 1977-02-24 Siemens AG, 1000 Berlin und 8000 München Eingangs- und ausgangsstufen zur uebertragung von signalen zwischen zwei chips mit schnellen komplementaer-mos- schaltungen
US3986043A (en) * 1974-12-20 1976-10-12 International Business Machines Corporation CMOS digital circuits with active shunt feedback amplifier
US3983543A (en) * 1975-06-30 1976-09-28 International Business Machines Corporation Random access memory read/write buffer circuits incorporating complementary field effect transistors
NL7805068A (nl) * 1978-05-11 1979-11-13 Philips Nv Drempelschakeling.

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4002928A (en) * 1973-09-18 1977-01-11 Siemens Aktiengesellschaft Process for transmitting signals between two chips with high-speed complementary MOS circuits
US4015147A (en) * 1974-06-26 1977-03-29 International Business Machines Corporation Low power transmission line terminator
JPS5248044A (en) * 1975-10-15 1977-04-16 Matsushita Electric Works Ltd Frame for lead relays

Also Published As

Publication number Publication date
EP0129542A1 (de) 1985-01-02
EP0129542A4 (de) 1986-06-11
WO1984002620A1 (en) 1984-07-05

Similar Documents

Publication Publication Date Title
US4414480A (en) CMOS Circuit using transmission line interconnections
US5859541A (en) Data processor having an output terminal with selectable output impedances
EP0475711B1 (de) System zur Datenübertragung zwischen Chips von integrierten Schaltungen
JP3960752B2 (ja) Vlsi(超大規模集積)cmos(相補形金属酸化膜半導体)回路をインタフェースする高速信号
US6516365B2 (en) Apparatus and method for topography dependent signaling
US6549971B1 (en) Cascaded differential receiver circuit
EP0608786B1 (de) Übermittlung von logischen Signalen sehr niedriger Spannung zwischen CMOS-Chips für eine grosse Anzahl Hochgeschwindigkeitsausgangsleitungen mit jeweils grosser kapazitiver Last
US5977797A (en) Method and apparatus for transferring data on a voltage biased data line
KR100606215B1 (ko) Vlsi cmos 회로의 인터페이스용 고속 시그널링 시스템
US6054881A (en) Input/output (I/O) buffer selectively providing resistive termination for a transmission line coupled thereto
US5528168A (en) Power saving terminated bus
KR100437233B1 (ko) 집적회로칩및전기시스템
US5936429A (en) Interface circuit and method for transmitting binary logic signals with reduced power dissipation
US20040145394A1 (en) Output buffer circuit having pre-emphasis function
JPH07182078A (ja) データ処理システムおよび動作方法
JPH1185345A (ja) 入出力インターフェース回路及び半導体システム
US9325534B2 (en) Configurable differential to single ended IO
CN1694253A (zh) 具有芯片上终结电路的半导体存储器件
US20020191707A1 (en) Data transmission circuit for universal serial bus system
US20020005734A1 (en) Method and apparatus for programmable active termination of input/output devices
US6184714B1 (en) Multiple-bit, current mode data bus
US6229845B1 (en) Bus driver with data dependent drive strength control logic
US7383373B1 (en) Deriving corresponding signals
JPS60500355A (ja) 伝送線相互接続を用いるcmos回路
US6417688B1 (en) Method and apparatus for implementing a highly robust, fast, and economical five load bus topology based on bit mirroring and a well terminated transmission environment