JPS6079404A - Controller - Google Patents
ControllerInfo
- Publication number
- JPS6079404A JPS6079404A JP18817083A JP18817083A JPS6079404A JP S6079404 A JPS6079404 A JP S6079404A JP 18817083 A JP18817083 A JP 18817083A JP 18817083 A JP18817083 A JP 18817083A JP S6079404 A JPS6079404 A JP S6079404A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- pulse
- sends
- counting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B11/00—Automatic controllers
- G05B11/01—Automatic controllers electric
- G05B11/36—Automatic controllers electric with provision for obtaining particular characteristics, e.g. proportional, integral, differential
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Feedback Control In General (AREA)
Abstract
Description
【発明の詳細な説明】
〔光例の侯術分野〕
この発明は構成要素に計数回踏を含む制御装−に関する
ものでりる0
〔匝米孜術〕
純米この1這の製置として第1図に示すものがめった。[Detailed description of the invention] [Technical field of light example] This invention relates to a control device including a counting step as a component. The one shown in Figure 1 was rare.
図において、fllri、計数回踏、(2)は計数回路
filからの出力で1lilJ御される制御対象、(3
Jは1U11両対象(2)からの市+1@J栢呆の出力
を基準値と比戟判足した栢未を出力する比較判別回路、
(4Jは比較判別回路+31からの出刃にkbじてカウ
ントアツプまたはカクントダクン用パ6ルスkW、生す
るパルス発生回路である〇
次に動作tこついて置引する。14t、ki回路Il+
は1ず初期胆に、に足され、制一対象、21は計数回唄
IIIからの出刃に応じた出力を比較中」差回路t31
へ送出する0比J収モ」逆回路(31#ユ、呵−別家(
2−為らの出力がa LH協より大さいか、小びいか、
またはりしわかを区別しうる1−号を出力し、パルス発
生回路(4)は比較判別回路(31からの出方にkひじ
てカウントアツプ用パルス−まン°こば、カクントダク
ン用パルスを莞生じ、計数回踏]11へ送出すり。In the figure, fllri is a counting number of steps, (2) is a controlled object controlled by 1lilJ by the output from the counting circuit fil, and (3
J is a comparison discrimination circuit that outputs a value obtained by adding the output of the city + 1 @ J Kayaku from the 1U11 object (2) to the reference value,
(4J is a pulse generation circuit that generates a pulse kW for counting up or discontinuing according to kb from the comparison/discrimination circuit +31. Next, when the operation t gets stuck, it is put back.14t, ki circuit Il +
1 is initially added to the control target, and 21 is comparing the output according to the output from the counting number Uta III.''Difference circuit t31
Reverse circuit (31# Yu, 呵 - Betsuya (
2-Is Tamera's output larger or smaller than a LH cooperative?
The pulse generation circuit (4) outputs a number 1 which can distinguish between wrinkles and wrinkles, and the pulse generation circuit (4) outputs a pulse for count-up, a pulse for count-up, and a pulse for kakuntodakun from the comparison/discrimination circuit (31). 11.
制御対象(2)からの出力が泰阜1直に等しい一台はパ
ルス発生回路(4)からは、カクント用パルスは発生さ
れない。計数回踏+11はパルス発生回II!rから送
出されてきたパルス畝τ、七のパルスの4頌に応じてカ
ウントアツプまたはカクントダクンし、その計銀紹呆を
制御対象(2)に送出し、制御対象+21辺らの出力が
基41直と1≠シくなるようにhi制御する。In the case where the output from the controlled object (2) is equal to the output from Taifu 1, the pulse generating circuit (4) does not generate a pulse for cacundo. Counting times +11 is pulse generation time II! It counts up or down in response to the pulse ridge τ and the 7 pulses sent from Hi control is performed so that direct and 1≠shi.
従来の計認回w!1は以上のような動作をおこなうので
、ある既知の初期値に設定しておけは、その近辺の、5
11個のみに眠られている揚台はよいが、ある一定の1
Bの近辺のみの市り御ではあるが、その−足の1直が本
川である動台は、一つの汲められた初期鴫からカウント
アツプま、こはカウントアツプしてその一尼1直に遅す
るまでに多くのカウント用パルス金元生する吻合が起り
、当然、所要時同が多くなる欠点がめった。Traditional accounting time lol! 1 performs the above operation, so if you set it to a certain known initial value, the nearby 5
It is good to have only 11 lifts, but there are certain 1
Although it is a market only in the vicinity of B, the moving platform whose first shift is the main river counts up from one initial pumped drop, and this counts up and slows down to the first shift of that leg. Until then, a large number of counting pulses were generated and anastomoses had occurred, which of course had the disadvantage of increasing the number of pulses required.
この完明は、上記のような匠本のものの欠点(Clボ去
丁7Dためになされたもので、−疋の初ノリ」1県のか
わりに、覇1卸対象のIIIJ−条件がλ化し)乞とい
う11報ケ鋳ることにより、そのlIl制御対尿に1有
のある本川の1日c以下標準1回と称するjの近辺に、
61数回路の出力1白す本畝以1りのパルス畝で到赳す
ることかできる計歓回路r提供することτ目的としてい
る。This completeness was made because of the drawbacks of the above-mentioned Takumihon (Clbo 7D), and instead of 1 prefecture, the IIIJ condition for H1 wholesale was changed to λ. ) In the vicinity of J, which is called standard 1 time less than c per day, there is 1 in the lIl control vs. urine.
It is an object of the present invention to provide a measurement circuit r that can be used with one pulse ridge more than one white main ridge output of a 61-number circuit.
〔先1男の天施例〕 以下この元側の一六hM を図についてωt、例する。[Heavenly example of the first son] Hereinafter, 16 hM on this original side will be exemplified as ωt in the figure.
第2図において、)l)は計数回路、(2)は計戯回路
+l+からの出力で制御される制御対象、(3jは制御
対象(21からの制%141結果の出力τ基準値と比1
1ス判足した結果を出力する比較’l’lJ尼回路、(
4)は比較判別回路(3)からの出力に応じて、カウン
トアツプまたはカウントダウン用パルスを発生するパル
ス発生回路、(5)は制御対象の1111−条件がλ史
した情報を得て、標!$値を発生するC;!、準値発生
回路である。In Fig. 2, )l) is the counting circuit, (2) is the controlled object controlled by the output from the calculation circuit +l+, and (3j is the controlled object (the output τ of the control result from 21 1
A comparison 'l'lJni circuit that outputs the result of adding one step size, (
4) is a pulse generation circuit that generates a count-up or count-down pulse according to the output from the comparison/discrimination circuit (3); (5) is a pulse generation circuit that generates a count-up or count-down pulse according to the output from the comparison/discrimination circuit (3); C that generates a $ value;! , is a quasi-value generation circuit.
次に動作について記明する。iti制御対象の;te制
御条件が父更になったというbd号が入力すると、#、
キ値設定回路(5)は動作囲如の状忌になるとともに、
13j数回路illへ送出し、計飲回路Illμ梃米の
装MVこおける初期値設定と向様すこ、標準値ソロ生回
路からの出力(N号をそのまま出力信号として>g出す
る。仄」どになる。Next, the operation will be described. When the bd number indicating that the ;te control condition of the iti control target has changed to the father, #,
The key value setting circuit (5) is in a state of operation, and
13j Send to the number circuit ill, set the initial value in the MV of the metering circuit Illμ, and output from the standard value solo generation circuit (output the N as an output signal as it is. What will happen?
以下、動イ・「睨側の11J単化の7tめ、祝(7)は
計数回路が2進数の8ビツト出力を送出するものに限定
し、lとはイg号め9.0とは16号なしの状恋を意味
し、出力は2進数でぺ現する〇捷ず、標準値発生回路1
611i10000000を出力し、計数回路(1)へ
送出し、ただちに、計数回路fi+は10000000
の出力を制御対象(21へ送出する。制御対象+21
triこの出力に応じた出力を比軟判定回路(3)へ出
力し、比較判別回路(3)は制御対象(2)からの出力
が基準値よシ大きいか、小さいか、または′苛しいかに
従って出力をバルスノ?=年回路(4)へ送出する。パ
ルス発生回1洛(4)は比較ψり別回Wrt31からの
出力にシDじてカウントアツプ用パルスまたはカウント
ダウン用パルス全標準値莞生回路(5)へ送出する。基
1$1旧とili制御対象(2)からの出力が咎しい時
は、カウント用パルスは発生されない。また、比軟判別
回路(3)は消準値と制御対象(2)からの出力が等し
い時に一致16号を標準値発生回路(5)へ送出する。Below, the number 7 of the 11J single unit on the glare side, congratulations (7), is limited to those in which the counting circuit sends out a binary 8-bit output, and l means 9.0. No. 16 means a state of affairs, and the output is expressed in binary numbers.No change, standard value generation circuit 1
611i10000000 is output and sent to the counting circuit (1), and immediately the counting circuit fi+ outputs 10000000.
Sends the output to the controlled object (21. Controlled object +21
The output corresponding to this output is output to the comparative soft judgment circuit (3), and the comparison judgment circuit (3) determines whether the output from the controlled object (2) is larger, smaller, or harsher than the reference value. Barsno output according to? = Send to year circuit (4). The first pulse generation circuit (4) sends out a count-up pulse or a count-down pulse to the total standard value generation circuit (5) according to the output from the comparison cycle Wrt31. When the output from the base 1$1 old and ili controlled object (2) is bad, no pulse for counting is generated. Further, the ratio soft discrimination circuit (3) sends coincidence No. 16 to the standard value generation circuit (5) when the extinction value and the output from the controlled object (2) are equal.
比較判別回路(3)から一致情号を受口する1で、標準
値発生回路15)は計数回路+11へ設定信号を送品し
、計数回路illは、標準−発生回路15)の出力をそ
のまま出力として制御対象(21へ送出し、標準1m1
発生回路(う)は標準値を友史し続けろ。そして、比軟
判別回路+31刀・らの一致11号τ父1dすQことに
より、標l$−値発生回路51は、ズ定ロ号の送出全停
止する0計数回路(1)は荊省の刀りント状jとにばい
9、パルス発生回路(4)からのカウントアツプ用パル
スまたはカウントダウン用パルスをカウントし、係1$
1直元生回路tt+Iは標準1面の又史をやめ1000
0000の初Jν]出刃の状I亦に以ツII)する。At 1, which receives the coincidence information from the comparison/discrimination circuit (3), the standard value generation circuit 15) sends a setting signal to the counting circuit +11, and the counting circuit ill receives the output of the standard-generation circuit 15) as it is. The output is the controlled object (sent to 21, standard 1m1
For the generation circuit (U), continue to use the standard value. Then, by the ratio soft discrimination circuit + 31 sword/ra coincidence No. 11 τ father 1 d Q, the standard $- value generation circuit 51 completely stops sending out the Z fixed ro No. 0 counting circuit (1) is 9, count up pulses or count down pulses from the pulse generator circuit (4), and
1 direct original raw circuit tt+I has stopped the standard 1 page history and is 1000
0000's first Jν] The state of the blade I and II).
パルス9B生回1俗(4)小らカウントアツプ用パルス
が送出されたノ閉合Vま、物′4ii’; 1は元生回
1洛(5)は11000000で出力する。すなわり、
/+までの出力状j詠vLu」えて、θ(に大きい規み
Cもつ一゛ヒ、市の出力も五にして出力する。Pulse 9B Regeneration 1 (4) The count-up pulse is sent out. In other words,
The output state j up to /+ is set to 1, and the output of the city is also set to 5 and output with a large rule C for θ(.
反対1こ、パルス元王回、10+417Jjらカウント
ダウン用パルスがい出された)閉合は、保4i=胆プe
王回路+51は01000000τ出カー′j−ゐ。す
なわら、カウントダウン用パルスがJ5出dれるIM:
1jiJにlτIflし7乞イげの出力toとし、仄
の里与を何つ4げの出力、(iとして出力する0
上述の動作が一冒嵐みの大きい11jから順次−誉重み
の小さい桁へ同って株シ返され、最終的には、比軟判別
回路(3)から制御対象+21の出力が基準値と等しく
なったというイd8が出力されて、計数回路11.1は
通常のカクント動作状態にな口・当然計数回路Il+の
出力は、制御対象(2)を制御しうるに必要な出力4囲
を体保しているはずであるから、上記動作で明らかなよ
うに、8個以内のパルス数で動作は完了することになる
。Countdown pulses such as 10+417Jj and others were issued for the opposite 1ko, the pulse former king, and the closing was 4i = bile e
The king circuit +51 is 01000000τ output car'j-i. In other words, IM where the countdown pulse is output from J5:
Add lτIfl to 1jiJ and set it as the output of 7, and set the output of 4 to the output of 4, (output as i 0. Finally, the ratio discrimination circuit (3) outputs id8 indicating that the output of the controlled object +21 has become equal to the reference value, and the counting circuit 11.1 performs the normal operation. Naturally, the output of the counting circuit Il+ in the Kakuto operation state should maintain the output 4 range necessary to control the controlled object (2), so as is clear from the above operation, the output of the counting circuit Il+ is 8. The operation will be completed within the number of pulses.
これを第1図の動作で考えた吻合、初期値が10000
000として動作完了が11000000であったと仮
定すると、64個のパルスが必要となる。出力ピット数
が増加すると忽故に必要個数が増加することは明らかで
ある◎
上記天施例は動作−明の1^■単化のために8ビツト出
力を持つ計数回路を仮定したが、上記動作は出力ビツト
数に力暎関係である。This is an anastomosis based on the operation shown in Figure 1, and the initial value is 10000.
Assuming that the operation completion is 11000000 as 000, 64 pulses are required. It is clear that the number of output pits increases as the number of output pits increases. The above example assumes a counting circuit with an 8-bit output for simplicity. is strongly related to the number of output bits.
なお、上記医り也例では、パルス発生回路からのカウン
トアツプ用パルス、カウントアツプ用パルスが送出され
ることになっているが、第8図に示すように計数回路と
して比較判別回路の結果によシ、入力したパルスをカウ
ントアツプ。In the above example, the count-up pulses and count-up pulses are sent from the pulse generation circuit, but as shown in Figure 8, the counting circuit uses the results of the comparison and discrimination circuit. Okay, count up the input pulses.
カウントアツプ、またはカウントレない伏縫となる計数
回路を使用し、パルス元生回路、よ一足向期のパルスを
送出し続けるものでもよい。筐た、第4図に示すように
、レリ御対象の4類によってはディジタル−アナログ)
こ換器(6)を追加しても動作は同じである。It is also possible to use a counting circuit that causes a count-up or no count-down, and a pulse generator circuit that continues to send out pulses for each step. As shown in Figure 4, depending on the 4 types of objects to be controlled, digital-analog)
The operation remains the same even if the converter (6) is added.
以上のように、この発明によれば上記に動作祝男した標
準−発生回路の砿能を通常の計数回路の動作〈加えたた
め、1IIejJ対象のぶ準値金設定するまでの必要時
開t−煙繍する効果がある。As described above, according to the present invention, since the performance of the standard generator circuit described above is added to the operation of the normal counting circuit, it is possible to open the t-smoke when necessary until setting the semi-value of the target Nobu. It has the effect of embroidery.
オl凶は純米の制御製置のイ再戚図、第2図はこの発明
の副−装禮の一夫施例の、14成図、第8図および第4
図はこの元側の他の夫彪例図である0
111−−一計数回路、12+−−一制両対象、+31
−−一比軟判別回路、141−−−パルス発生回路、(
5)−m−標準値設定回路、+61−−−ディジタル−
アナログ変侠器0
なお、各図中の同一49号は同−又はf目当部分を示す
。
代理人 大暑 増雄
第1図
第2図
手 続 補 正 書 (自発)
特許庁長官殿
1、す【f′1ノ表示f表示順1°願昭588170号
2 発明の名称
制御装置
;3 禎I正を−1−る占
代表者 片 1111 八 部
4、代理人
5、 補正の対線
(1) 明細書をっぎのとおり訂正する。
以上Figure 2 is a diagram of the controlled production of pure rice;
The figure is another example diagram of this original side.0 111--one counting circuit, 12+--one system object, +31
--One-ratio soft discrimination circuit, 141---Pulse generation circuit, (
5) -m-standard value setting circuit, +61--digital-
Analog converter 0 Note that the same number 49 in each figure indicates the same or f target part. Agent Masuo Ohatsu Figure 1 Figure 2 Procedures Amendment (spontaneous) Mr. Commissioner of the Japan Patent Office 1 [f'1 notation f Display order 1° Application No. 588170 2 Name of the invention Control device; 3 Tei I Correct -1- representative representative Fragment 1111 8 Part 4, Agent 5, Pair of amendments (1) Correct the specification as shown. that's all
Claims (1)
た結果を出力する手段と、カクント用パルスをカクント
する手段と、柩準値と制御対象の出力とを比軟判別した
相果とカクント用パルスの祖合せに応じてカウント結果
の上位桁から順次下侃桁へ出力を設定していく手段を軸
えた制御装置011ilIiill means for outputting the result of comparison between the output of the target and the output of the target, means for determining the pulse for kakuto, and the combination of the result of soft discrimination between the standard value and the output of the control target and the pulse for kakuto. A control device 0 that has a means of sequentially setting the output from the upper digit to the lower digit of the count result according to the
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18817083A JPS6079404A (en) | 1983-10-05 | 1983-10-05 | Controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18817083A JPS6079404A (en) | 1983-10-05 | 1983-10-05 | Controller |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6079404A true JPS6079404A (en) | 1985-05-07 |
Family
ID=16218976
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18817083A Pending JPS6079404A (en) | 1983-10-05 | 1983-10-05 | Controller |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6079404A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6311009U (en) * | 1986-07-04 | 1988-01-25 |
-
1983
- 1983-10-05 JP JP18817083A patent/JPS6079404A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6311009U (en) * | 1986-07-04 | 1988-01-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3992635A (en) | N scale counter | |
| US4331926A (en) | Programmable frequency divider | |
| JPS602639B2 (en) | clock timer | |
| KR960015194A (en) | Absolute value calculation method and circuit | |
| JPH01276496A (en) | Redundant circuit | |
| US3961162A (en) | Method and apparatus for interrupting a device for a preselected interval of time | |
| SU1487034A1 (en) | RANDOM NUMBER GENERATOR | |
| JPS60114903A (en) | Setting method of parameter | |
| JPH02178831A (en) | Circuit and method for multiplying data by-1 | |
| JP2880019B2 (en) | Pattern generator | |
| JPS60187123A (en) | Variable frequency pulse generator | |
| SU798844A1 (en) | Digital object testing device | |
| SU1418696A1 (en) | Device for implementing boolean functions | |
| JP2507999B2 (en) | Program setting input device for control equipment | |
| JPS63241372A (en) | Logic circuit | |
| SU1758611A1 (en) | Device for functional testing of lsi | |
| JPH026996A (en) | Display device | |
| SU1492456A2 (en) | Variable frequency pulse generator | |
| JP2533946B2 (en) | Integrated circuit | |
| SU717801A1 (en) | Information display | |
| JPH041438B2 (en) | ||
| JPS63292819A (en) | Pulse generation circuit | |
| JPS63257841A (en) | Logic simulator | |
| JPS5818749A (en) | Controlling system of multivariable function generating device | |
| JPS60229559A (en) | dialer |