JPS61190891U - - Google Patents
Info
- Publication number
- JPS61190891U JPS61190891U JP4848686U JP4848686U JPS61190891U JP S61190891 U JPS61190891 U JP S61190891U JP 4848686 U JP4848686 U JP 4848686U JP 4848686 U JP4848686 U JP 4848686U JP S61190891 U JPS61190891 U JP S61190891U
- Authority
- JP
- Japan
- Prior art keywords
- rom
- cpu
- written
- clock pulse
- pulse generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 101100087531 Caenorhabditis elegans rom-2 gene Proteins 0.000 claims description 3
- 239000013078 crystal Substances 0.000 claims description 3
- 101100087530 Caenorhabditis elegans rom-1 gene Proteins 0.000 claims description 2
- 101100305983 Mus musculus Rom1 gene Proteins 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 6
Landscapes
- Calculators And Similar Devices (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Electric Clocks (AREA)
Description
第１図ａは、時計としての表示の例、ｂ，ｃ，
ｄは表示体の配置と構成例を示す図、第２図ａは
、月日に代つて他の情報が表示された例、ｂは、
時間経過と表示の関係を示す図、第３図は、表示
が、くり返えされる例を示す図、第４図は、時間
的かつ空間的変調された表示を示す図、第５図ａ
，ｂは、空間的変調された表示が、拡大縮少され
る状況を示し、ｃは、拡大縮少に使われるモザイ
ク状表示体の領域を示す図、第６図は、本考案を
実現する、ハードウエアのブロツク図である。
１……キイ、２……キイエンコーダ、３……Ｃ
ＰＵ、４……スピード制御部、５……ＲＯＭ―１
、７……時刻制御部、８……メモリアドレツシン
グ部、９……ＲＯＭ―２、１０……メモリデータ
バツフア、１１……表示体、１２……水晶クロツ
クパルス発生部、１３……書き込み装置あるいは
カツプラー。
Figure 1a is an example of a display as a clock, b, c,
d is a diagram showing an example of the arrangement and configuration of the display, FIG. 2 a is an example in which other information is displayed instead of the month and date, and FIG.
A diagram showing the relationship between the passage of time and the display. FIG. 3 is a diagram showing an example in which the display is repeated. FIG. 4 is a diagram showing a display that is temporally and spatially modulated. FIG. 5 a
, b shows a situation in which the spatially modulated display is scaled; c shows the area of the mosaic display used for scaling; FIG. 6 is a diagram for realizing the present invention. , a hardware block diagram. 1...Key, 2...Key encoder, 3...C
PU, 4...Speed control section, 5...ROM-1
, 7...Time control section, 8...Memory addressing section, 9...ROM-2, 10...Memory data buffer, 11...Display body, 12...Crystal clock pulse generation section, 13...Writing device or coupler.
Claims (1)
をもつ小型携帯情報機器において、水晶クロツク
パルス発生部と、該水晶クロツクパルス発生部か
らの基準信号をうけて計時作動する時刻制御部を
前記ＣＰＵとは別個に設け、かつメモリ用のＲＯ
Ｍは前記ＣＰＵの操作制御用プログラムを書き込
んだＲＯＭ―１と計数、メモ、索引などの付加機
能の情報を書き込んだＲＯＭ―２とで構成し、か
つ該ＲＯＭ―２は外部に設けた書き込み装置によ
つて情報の更新を可能なように構成したことを特
徴とする小型携帯情報機器。 In a small portable information device having a timekeeping function that is controlled and operated using a CPU system, a crystal clock pulse generator and a time control unit that operates to measure time in response to a reference signal from the crystal clock pulse generator are provided separately from the CPU. , and RO for memory
M consists of a ROM-1 in which a program for controlling the operation of the CPU is written, and a ROM-2 in which information for additional functions such as counting, memo, index, etc. is written, and the ROM-2 is an external writing device. 1. A small portable information device characterized by being configured such that information can be updated by.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4848686U JPS6229979Y2 (en) | 1986-04-01 | 1986-04-01 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4848686U JPS6229979Y2 (en) | 1986-04-01 | 1986-04-01 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61190891U true JPS61190891U (en) | 1986-11-27 |
| JPS6229979Y2 JPS6229979Y2 (en) | 1987-08-01 |
Family
ID=30564790
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4848686U Expired JPS6229979Y2 (en) | 1986-04-01 | 1986-04-01 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6229979Y2 (en) |
-
1986
- 1986-04-01 JP JP4848686U patent/JPS6229979Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6229979Y2 (en) | 1987-08-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH065526B2 (en) | Input method in schedule management device | |
| JPH0275623U (en) | ||
| JPH02143640U (en) | ||
| JPH0214155U (en) | ||
| JPS6229979Y2 (en) | ||
| JPS6170892U (en) | ||
| JPS62199867U (en) | ||
| JPS60671Y2 (en) | timetable display device | |
| JPS6253389U (en) | ||
| JPS61198992U (en) | ||
| JPH01107090U (en) | ||
| JPS6343195U (en) | ||
| JPS6112087U (en) | Pointer display electronic watch | |
| JPS6350067U (en) | ||
| JPH0317851U (en) | ||
| JPH0286258U (en) | ||
| JPS62166554U (en) | ||
| JPS63159455U (en) | ||
| JPH02111840U (en) | ||
| JPH02277158A (en) | Electronic information recording device | |
| JPS6197U (en) | electronic clock | |
| JPS6331443U (en) | ||
| JPH0425357U (en) | ||
| JPS6258500U (en) | ||
| JPH01181090U (en) |