JPS61197778U - - Google Patents

Info

Publication number
JPS61197778U
JPS61197778U JP8131485U JP8131485U JPS61197778U JP S61197778 U JPS61197778 U JP S61197778U JP 8131485 U JP8131485 U JP 8131485U JP 8131485 U JP8131485 U JP 8131485U JP S61197778 U JPS61197778 U JP S61197778U
Authority
JP
Japan
Prior art keywords
input terminal
video signal
delay circuit
inverting input
enhancer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8131485U
Other languages
English (en)
Other versions
JPH0321104Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8131485U priority Critical patent/JPH0321104Y2/ja
Publication of JPS61197778U publication Critical patent/JPS61197778U/ja
Application granted granted Critical
Publication of JPH0321104Y2 publication Critical patent/JPH0321104Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Picture Signal Circuits (AREA)
  • Processing Of Color Television Signals (AREA)

Description

【図面の簡単な説明】
第1図はエンハンサの回路で、本考案ではトラ
ツプ回路4は不要となる。第2図はビデオ信号、
第3図はエンハンサの動作説明図、第4図は本考
案の説明図である。 2……差動増幅器、3……遅延回路。

Claims (1)

    【実用新案登録請求の範囲】
  1. 反転入力端子と非反転入力端子とを有する差動
    増幅器の一方の入力端子にビデオ信号を供給し、
    他方の入力端子に前記ビデオ信号を遅延回路を介
    して供給するエンハンサにおいて、前記遅延回路
    の遅延時間をクロマ信号の1周期の整数倍とした
    ことを特徴とするエンハンサ。
JP8131485U 1985-05-30 1985-05-30 Expired JPH0321104Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8131485U JPH0321104Y2 (ja) 1985-05-30 1985-05-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8131485U JPH0321104Y2 (ja) 1985-05-30 1985-05-30

Publications (2)

Publication Number Publication Date
JPS61197778U true JPS61197778U (ja) 1986-12-10
JPH0321104Y2 JPH0321104Y2 (ja) 1991-05-08

Family

ID=30627985

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8131485U Expired JPH0321104Y2 (ja) 1985-05-30 1985-05-30

Country Status (1)

Country Link
JP (1) JPH0321104Y2 (ja)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10943280B2 (en) * 2018-04-04 2021-03-09 Shawn Anthony King Custom orthotic pillow system

Also Published As

Publication number Publication date
JPH0321104Y2 (ja) 1991-05-08

Similar Documents

Publication Publication Date Title
JPS6150317U (ja)
JPS621487U (ja)
JPS61103969U (ja)
JPS5885815U (ja) リニアクリツプ回路
JPS6271912U (ja)
JPH0195875U (ja)
JPS5843032U (ja) フイルタ回路
JPS628763U (ja)
JPH0336290U (ja)
JPS58186608U (ja) 発振回路
JPS6257425U (ja)
JPS6444760U (ja)
JPS61131133U (ja)
JPS58191715U (ja) 絶縁増幅器
JPS5978796U (ja) スピ−カ
JPS6364190U (ja)
JPS59112160U (ja) 電流検出装置
JPS6251412U (ja)
JPS62146320U (ja)
JPS6294399U (ja)
JPS60164291U (ja) 火災検知器
JPS63139629U (ja)
JPS618313U (ja) 定電圧回路
JPH0286217U (ja)
JPS6312920U (ja)