JPS6153741B2 - - Google Patents

Info

Publication number: JPS6153741B2
Authority: JP; Japan
Prior art keywords: logic; output; signal; integrated circuit; flip
Prior art date: 1979-03-15
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired

Application number

JP54030253A

Other languages

English (en)

Japanese (ja)

Other versions

JPS55123743A (en

Inventor

Yoshihiro Kasuya

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

NEC Corp

Original Assignee

Nippon Electric Co Ltd

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1979-03-15

Filing date

1979-03-15

Publication date

1986-11-19

1979-03-15 Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd

1979-03-15 Priority to JP3025379A priority Critical patent/JPS55123743A/ja

1980-03-14 Priority to FR8005815A priority patent/FR2451672A1/fr

1980-03-14 Priority to DE3009945A priority patent/DE3009945C2/de

1980-03-14 Priority to GB8008774A priority patent/GB2049958B/en

1980-03-17 Priority to US06/130,687 priority patent/US4366393A/en

1980-09-24 Publication of JPS55123743A publication Critical patent/JPS55123743A/ja

1983-04-25 Priority to GB08311223A priority patent/GB2125170B/en

1983-10-27 Priority to US06/545,608 priority patent/US4536881A/en

1986-11-19 Publication of JPS6153741B2 publication Critical patent/JPS6153741B2/ja

Status Granted legal-status Critical Current

Links

238000012360 testing method Methods 0.000 claims description 36
239000002131 composite material Substances 0.000 claims 1
238000010998 test method Methods 0.000 claims 1
108010076504 Protein Sorting Signals Proteins 0.000 description 23
238000010586 diagram Methods 0.000 description 8
229920000747 poly(lactic acid) Polymers 0.000 description 8
230000000694 effects Effects 0.000 description 7
238000000034 method Methods 0.000 description 6
239000011159 matrix material Substances 0.000 description 5
230000008901 benefit Effects 0.000 description 4
238000003491 array Methods 0.000 description 3
238000007689 inspection Methods 0.000 description 2
230000006835 compression Effects 0.000 description 1
238000007906 compression Methods 0.000 description 1
230000002950 deficient Effects 0.000 description 1
230000002452 interceptive effect Effects 0.000 description 1
230000007246 mechanism Effects 0.000 description 1
230000008569 process Effects 0.000 description 1
230000004044 response Effects 0.000 description 1
230000001360 synchronised effect Effects 0.000 description 1
238000012956 testing procedure Methods 0.000 description 1

Landscapes

Tests Of Electronic Circuits (AREA)
Test And Diagnosis Of Digital Computers (AREA)

JP3025379A 1979-03-15 1979-03-15 Logic integrated circuit easy to check Granted JPS55123743A (en)

Priority Applications (7)

Application Number	Priority Date	Filing Date	Title
JP3025379A JPS55123743A (en)	1979-03-15	1979-03-15	Logic integrated circuit easy to check
FR8005815A FR2451672A1 (fr)	1979-03-15	1980-03-14	Circuit logique integre pour l'execution de tests
DE3009945A DE3009945C2 (de)	1979-03-15	1980-03-14	Funktionsprüfbarer, integrierter Schaltkreis
GB8008774A GB2049958B (en)	1979-03-15	1980-03-14	Integrated logic circuit adapted to performance tests
US06/130,687 US4366393A (en)	1979-03-15	1980-03-17	Integrated logic circuit adapted to performance tests
GB08311223A GB2125170B (en)	1979-03-15	1983-04-25	Integrated logic circuit adapted to performance tests
US06/545,608 US4536881A (en)	1979-03-15	1983-10-27	Integrated logic circuit adapted to performance tests

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP3025379A JPS55123743A (en)	1979-03-15	1979-03-15	Logic integrated circuit easy to check

Publications (2)

Publication Number	Publication Date
JPS55123743A JPS55123743A (en)	1980-09-24
JPS6153741B2 true JPS6153741B2 (2)	1986-11-19

Family

ID=12298539

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP3025379A Granted JPS55123743A (en)	1979-03-15	1979-03-15	Logic integrated circuit easy to check

Country Status (1)

Country	Link
JP (1)	JPS55123743A (2)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US4503537A (en) *	1982-11-08	1985-03-05	International Business Machines Corporation	Parallel path self-testing system
US4513418A (en) *	1982-11-08	1985-04-23	International Business Machines Corporation	Simultaneous self-testing system

1979
- 1979-03-15 JP JP3025379A patent/JPS55123743A/ja active Granted

Also Published As

Publication number	Publication date
JPS55123743A (en)	1980-09-24

Similar Documents

Publication	Publication Date	Title
US4536881A (en)	1985-08-20	Integrated logic circuit adapted to performance tests
US5051996A (en)	1991-09-24	Built-in-test by signature inspection (bitsi)
US4601034A (en)	1986-07-15	Method and apparatus for testing very large scale integrated memory circuits
US3940601A (en)	1976-02-24	Apparatus for locating faults in a working storage
US9110138B2 (en)	2015-08-18	Fault dictionary based scan chain failure diagnosis
US4768196A (en)	1988-08-30	Programmable logic array
US6959408B2 (en)	2005-10-25	IC with serial scan path, protocol memory, and event circuit
WO1981001210A1 (en)	1981-04-30	Lsi circuit logic structure including data compression circuitry
US6226766B1 (en)	2001-05-01	Method and apparatus for built-in self-test of smart memories
US11782092B1 (en)	2023-10-10	Scan compression through pin data encoding
EP0297398B1 (en)	1993-03-10	A processing pulse control circuit
JPS63241791A (ja)	1988-10-07	半導体記憶装置
US5425035A (en)	1995-06-13	Enhanced data analyzer for use in bist circuitry
US11592482B1 (en)	2023-02-28	Scan channel slicing for compression-mode testing of scan chains
JPS6153741B2 (2)	1986-11-19
D Kumar	2019	An efficient fault detection of FPGA and memory using built-in self test [BIST]
JPH11174126A (ja)	1999-07-02	論理回路の組込み自己検査パターン発生装置およびパターン選定方法
Koshy et al.	2016	Diagnostic data detection of faults in RAM using different march algorithms with BIST scheme
EP0479460A2 (en)	1992-04-08	Logic circuit for reliability and yield enhancement
JPS6153743B2 (2)	1986-11-19
US6963512B2 (en)	2005-11-08	Autotesting method of a memory cell matrix, particularly of the non-volatile type
SU1432528A2 (ru)	1988-10-23	Устройство дл контрол функционировани логических блоков
Mrugalski et al.	2011	Fault diagnosis in memory BIST environment with non-march tests
JP2957073B2 (ja)	1999-10-04	半導体集積回路装置及び半導体集積回路装置に対するテスト方法
D Kumar	2019	An Efficient Fault Detection of FPGA Using Low Transition-Random Test Pattern Generation With Light Weighted Code and EX-OR GATE