JPS61655U - information processing equipment - Google Patents

information processing equipment

Info

Publication number
JPS61655U
JPS61655U JP7261085U JP7261085U JPS61655U JP S61655 U JPS61655 U JP S61655U JP 7261085 U JP7261085 U JP 7261085U JP 7261085 U JP7261085 U JP 7261085U JP S61655 U JPS61655 U JP S61655U
Authority
JP
Japan
Prior art keywords
control device
flag information
common bus
setting
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7261085U
Other languages
Japanese (ja)
Other versions
JPS6137085Y2 (en
Inventor
健吉 久保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7261085U priority Critical patent/JPS61655U/en
Publication of JPS61655U publication Critical patent/JPS61655U/en
Application granted granted Critical
Publication of JPS6137085Y2 publication Critical patent/JPS6137085Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例を説明するブロック図、第2
図は本考案の一実施例を説明するフローチャート。 第3図は要部詳細ブロック図であり、図中に用いた符号
は次の通りである。 1は処理装置、2はメモリ、3は共通バス、4,8は制
御部、5,9はDMA制御部、6は表示部、7は文字発
生器、10はプリンタ、70はCGメモリ、71はフラ
グレジスタ、72はアドレスカウンタ、73はライトコ
ントローラ、80はプリンタコントローラ、8Bはフラ
グ、8B2はセレクタ、−8B3はマルチプレクサ、A
はDMA要求信号、Bは判別部を示す。
Fig. 1 is a block diagram illustrating an embodiment of the present invention;
The figure is a flowchart explaining one embodiment of the present invention. FIG. 3 is a detailed block diagram of main parts, and the symbols used in the figure are as follows. 1 is a processing unit, 2 is a memory, 3 is a common bus, 4 and 8 are control units, 5 and 9 are DMA control units, 6 is a display unit, 7 is a character generator, 10 is a printer, 70 is a CG memory, 71 is a flag register, 72 is an address counter, 73 is a write controller, 80 is a printer controller, 8B is a flag, 8B2 is a selector, -8B3 is a multiplexer, A
indicates a DMA request signal, and B indicates a determination unit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 共通バスと、該共通バスに結ばれた記憶部と、前記共通
バスに結ばれ第1のフラグ情報、第2のフラグ情報及び
DMA要求を発する処理装置と、前記共通バスに結ばれ
前記第1のフラグ情報が設定される第1の設定部及び該
第1のフラグ情報の設定を他へ通報する手段を有する第
1の制御装置と、前記共通バスに結ばれたDMA制御部
を有し前記第2のフラグ情報及びDMA要求を受けたと
き前記記憶部内のデータを自己め装置内へ転送せしめる
手段及び前謬ハ払要求を受け前記第1の制御装置から前
記第1のフラグ情報の設定済み通報を受けたとき前記記
憶部内のデータの前記第1の制御装置への転送を許容す
る通知情報を該第■の制御装置へ通報する手段を有する
第2の制御装置とを備えた情報処理装置。
a common bus, a storage section connected to the common bus, a processing device connected to the common bus that issues first flag information, second flag information, and a DMA request; a first control device having a first setting section in which flag information is set; a first control device having means for notifying others of the setting of the first flag information; and a DMA control section connected to the common bus; Second flag information and a means for transferring data in the storage unit to the self-setting device upon receiving a DMA request, and setting of the first flag information from the first control device in response to a previous error compensation request. and a second control device having means for notifying the second control device of notification information that allows transfer of data in the storage unit to the first control device when a notification is received. .
JP7261085U 1985-05-16 1985-05-16 information processing equipment Granted JPS61655U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7261085U JPS61655U (en) 1985-05-16 1985-05-16 information processing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7261085U JPS61655U (en) 1985-05-16 1985-05-16 information processing equipment

Publications (2)

Publication Number Publication Date
JPS61655U true JPS61655U (en) 1986-01-06
JPS6137085Y2 JPS6137085Y2 (en) 1986-10-27

Family

ID=30611178

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7261085U Granted JPS61655U (en) 1985-05-16 1985-05-16 information processing equipment

Country Status (1)

Country Link
JP (1) JPS61655U (en)

Also Published As

Publication number Publication date
JPS6137085Y2 (en) 1986-10-27

Similar Documents

Publication Publication Date Title
JPS60135990U (en) electronic cash register
JPS61655U (en) information processing equipment
JPS6367702B2 (en)
JPS617175U (en) image display device
JPS6121542A (en) Data transfer device
JPS5915155U (en) room indicator
JPS6037594A (en) Crt display unit
JP2968636B2 (en) Microcomputer
JPS6255167B2 (en)
JPS5894197U (en) Information writing device
JPH04160458A (en) DMA controller peripheral circuit
JPS6159563A (en) Bus control system
JPH0195847U (en)
JPS585162U (en) Toll road terminal
JPS611141U (en) thermography equipment
JPH02135560A (en) Address allocating method
JPS6057127U (en) Electron beam lithography equipment
JPH01169691A (en) Ic card
JPS62156697A (en) Integrated circuit device for driving liquid crystal
JPS58167945U (en) Terminal device with security function
JPS6047359U (en) data transmission equipment
JPS62172456A (en) Interface bus system in microcomputer system or the like
JPH0535658A (en) Information processor
JPS5811793U (en) graphic display device
JPS6151548U (en)