JPS6181035A - Echo cancel system - Google Patents
Echo cancel systemInfo
- Publication number
- JPS6181035A JPS6181035A JP20313184A JP20313184A JPS6181035A JP S6181035 A JPS6181035 A JP S6181035A JP 20313184 A JP20313184 A JP 20313184A JP 20313184 A JP20313184 A JP 20313184A JP S6181035 A JPS6181035 A JP S6181035A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- tone
- echo
- level
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
- H04B3/23—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は、例えば長距離電話回線にて2線略線変換用ハ
イブリッド回路を使用する場合に発明する、エコー妨害
除去のためのエコーキャンセル方式の改良に関す。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an echo cancellation method for eliminating echo interference, which is invented when a hybrid circuit for converting two-line wires is used in a long-distance telephone line, for example. Regarding improvements.
エコーキャンセルはエコーバスの(i 号応答’t 推
定記憶しておき受信信号との演算によってエコーパス中
にて生じるエコーと同じような推定エコー信号を発生し
、この推定エコー4M号を送信信号から差引くこと番τ
よってエコー成分を打ち消す装置である。このエコー成
分消去後に得られる退出信号をフィードバックさせてエ
コーパスの特性の推定に使い、推定エコー発生回路のタ
ップ係数の修″Ee’f’T′o 任
ところでエコーキャンセルに次帝城信号、例えば呼び出
し 信号やリングバックトーン等の単一トーン周波信号
が入力する場合、エコー打消し作を対象としてエコー打
消しのタップ係数16正が行われてしまう結果である。Echo cancellation is performed by estimating the response of the echo bus (i), memorizing it, and calculating it with the received signal to generate an estimated echo signal similar to the echo that occurs in the echo path, and then subtracting this estimated echo 4M from the transmitted signal. Koto number τ
Therefore, it is a device that cancels echo components. The exit signal obtained after canceling the echo component is fed back and used to estimate the characteristics of the echo path, and the tap coefficient of the estimated echo generation circuit is modified. When a single tone frequency signal such as a signal or a ringback tone is input, the echo cancellation tap coefficient 16 is applied as a target for echo cancellation.
従って従来、モデム信号等九ズグしては、モデム間のI
R報受授開始の2100f(zの応答トーンの検出と同
時にエコーキャンセルを切離す方法がとられている。Therefore, conventionally, modem signals, etc. are
A method is adopted in which echo cancellation is disconnected at the same time as the response tone of 2100f (z) is detected to start receiving the R message.
エコーキャンセル方式の作用は元来エコーバスと入力情
報の特性を継続的に推定して、堆泥エコー発生回路は与
えられるべきタップ係数を連続的にす5正されることが
望ましくそのように4h成されしかし、近来通信1げ1
1クサービスの多様化に1r(・、ν11えば押釦′1
12話機において1′!通砧中のサービスリクエストの
ため様々なトーン1c、1号が2IIi話の途中に挿入
されることが多くなってきてL・る。そのホ?i果めら
れ、そのためエコーの打消しが劣化するという問題点が
ある。The function of the echo cancellation method is to continuously estimate the characteristics of the echo bus and input information, so that the sediment echo generation circuit continuously adjusts the tap coefficients to be given. However, the recent news 1ge1
1r (・, ν11 for example, push button '1
1' on a 12-talk machine! Due to service requests during the call, various tones 1c and 1 are increasingly being inserted in the middle of episodes 2IIi and L.Ru. That ho? There is a problem in that the echo cancellation is degraded.
ンイご号が込もれる場合、d″吊のイ8刊の全帯域eこ
わたる周波数成分をもつ付加信号をトーン信号とともに
エコーパスへ供給し、かつ付加信号レベルを入力信号レ
ベルの値に応じて定め、信号灯雑音比を著しく劣化嘔世
ないようにした本発明によるエコーキャンセル方式によ
って解決GれるO来るとき全帯域にわたり信号成分をも
つ雑音信号が付加されるため、エコーキャンセルfit
・Kに全・13f域にわたるエコー打消し作用をwik
持できろ。When a Japanese issue is included, an additional signal having a frequency component exceeding the entire band e of the 8th edition of d'' is supplied to the echo path together with the tone signal, and the additional signal level is adjusted according to the value of the input signal level. The problem is solved by the echo cancellation method of the present invention, which prevents the signal light noise ratio from significantly deteriorating.
・Wik the echo cancellation effect on K over the entire 13f range
You can hold it.
以下図示実施例に匝って不発明の一安旨を一部に説明す
る。Hereinafter, some of the advantages of non-inventiveness will be explained with reference to the illustrated embodiments.
第1図はエコーキャンセルxhのブロック回路図である
。FIG. 1 is a block circuit diagram of echo cancellation xh.
図において1は2i4aKn用ノ・イブリッド回路、2
はダブルトーク恢出回路、3はエコー発生回路、4はエ
コー発生回路のタップ係数修正回路5は送信信号からエ
コー成分を圧し引くだめの減算器、6はトーン信号検出
回路、7はトーン信号レベルの検出回路、8は入力信号
へ雑音信号を付加する回路である。In the figure, 1 is a hybrid circuit for 2i4aKn, 2
3 is a double talk detection circuit, 3 is an echo generation circuit, 4 is a tap coefficient correction circuit for the echo generation circuit, 5 is a subtracter for compressing and subtracting the echo component from the transmitted signal, 6 is a tone signal detection circuit, and 7 is a tone signal level. The detection circuit 8 is a circuit that adds a noise signal to the input signal.
図においてエコーパスは次のように形成されるO即ち相
手側から入力端子R+sへ到来した信号はハイブリット
回路lのインピーダンス不螢合により、4線式線路の送
信回路入力端子SLNへ漏洩し、込16出力端子S、l
JTを介し相手側へエコーとして再び戻る。In the figure, the echo path is formed as shown below. In other words, the signal arriving from the other side to the input terminal R+s leaks to the transmitting circuit input terminal SLN of the 4-wire line due to the impedance mismatch of the hybrid circuit l, including 16 Output terminal S, l
It returns again as an echo to the other party via JT.
回路3,4.5はエコーを打消すために設けられたエコ
ーキャンセラーU [I?である。Circuits 3, 4.5 are echo cancellers U [I? It is.
x コ−Q 主回路3はエコーパスの推定信号応答特注
を0己りばしておき、エコーノくスの)・イブリッド1
、送信入力ga子SINを介し、減算器5へ与えられる
信号から、推定エコー成分を差引く。エコー成分の除去
された信号は端子5oL115’ら相手側へ送出される
。減算器5の出力の一部はまたタップ係数修正部4へ供
給される。タップ係数(5正部4は減算器5の出力部て
おけるエコー成分の残差が零に近づくようにエコー発生
器3へ与えろタップ辱
係数値を変更する。かくしてエコー成分が〃ソ児全く打
ち消された信号が86uT端子から送出されれるとエコ
ー発生器3とタップに廂5正54 k’l、あ16・域
もしくは単−周波μ信号によってエコー打消し作用を行
うようになり、トーン・(ご号成分を商いた他の信号同
e、数成分でのエコーノくスの抽足が行われpいため、
エコー打消し作用が不完全なもσ〕となる。x Co-Q The main circuit 3 has the estimated signal response customization of the echo path.
, the estimated echo component is subtracted from the signal applied to the subtracter 5 via the transmission input signal SIN. The signal from which the echo component has been removed is sent to the other party from the terminal 5oL115'. A part of the output of the subtracter 5 is also supplied to the tap coefficient modification section 4. The tap coefficient (5 positive part 4 changes the tap coefficient value given to the echo generator 3 so that the residual error of the echo component at the output of the subtractor 5 approaches zero. Thus, the echo component is completely canceled out. When the signal is sent from the 86uT terminal, the echo generator 3 and the tap perform an echo cancellation effect using the 54 k'l, 16, or single frequency μ signal, and the tone ( As for other signals that have the same number component, echo summation is performed with several components, so
If the echo cancellation effect is incomplete, it becomes σ].
本発明によれば信号入力部R,N K雑音付加回目が設
けられる。雑音付加回路はトーン検出器6、レベル検出
器7及び雑音発生器8から購成される。According to the present invention, signal input sections R and NK are provided with K noise addition times. The noise adding circuit consists of a tone detector 6, a level detector 7 and a noise generator 8.
トーン検出器6が受信入力端子R,Nからの信旗 号が侠帯域のトーン信号であることを検出すると。Tone detector 6 receives signal flags from reception input terminals R and N. When it detects that the signal is a chivalry band tone signal.
雑音発生回路を入力回路に接続させて、トーン信号と共
1tf信号をエコーキャンセル回路へ供給する0
雑音発生回路が発生する雑音はそのレベルをトーン信号
のレベルに応じて定めなくてはならない。The noise generation circuit is connected to the input circuit and the 1tf signal is supplied together with the tone signal to the echo cancellation circuit.The level of the noise generated by the noise generation circuit must be determined according to the level of the tone signal.
促って先ずトーンレベルを算出しS/N比を害ざぬレベ
ルにて雑音信号をトーンに付加する。First, the tone level is calculated, and a noise signal is added to the tone at a level that does not harm the S/N ratio.
トーン信号レベルの算出は第2図または第3図に示す回
路によって行5゜
図においてR,N はレベル検出器の信号入力部で、該
検出2マ円でQレベル算出結果は出力端子LR,N
から鑵廿発生回路へ与えられる。The tone signal level is calculated by the circuit shown in FIG. 2 or 3. In the row 5° diagram, R and N are the signal input parts of the level detector, and the Q level calculation result is output to the output terminal LR, N
is given to the 鑵廿 generation circuit.
71.72.74.76はm算器、73.77は加算器
、75,79.78 は遅延回路、α、βは掛算器の係
数、C広にはクロック入力端子、CLRはクリア端子を
示す。71, 72, 74, 76 are m multipliers, 73.77 are adders, 75, 79.78 are delay circuits, α and β are multiplier coefficients, C wide is a clock input terminal, and CLR is a clear terminal. show.
これらのレベル算出回路は従来の技(Qによって実現さ
れる。These level calculation circuits are realized by conventional techniques (Q.
第4図は雑音付加るの構成をブロック図にて示す。図に
おいてR+N はは号入力端子、Ro u Tは出力
端子、81は白色雑音発生器、82.83は掛算器、8
4は加算器、85はセレクタを示す。FIG. 4 shows a block diagram of the configuration for adding noise. In the figure, R+N is the signal input terminal, Rou T is the output terminal, 81 is the white noise generator, 82.83 is the multiplier, 8
4 is an adder, and 85 is a selector.
ケ
セレクタ8tは制飢信号TD、トーン(を号検出器から
の信号が入力するとき加算器84を出力としてAviし
て出力〕償子Rootへ出力させ、トーン信号が検出さ
れないときはR,N 端子への入力信号をR0υTへ加
算器を通さずに出力させろ。The selector 8t outputs the suppression signal TD and the tone (when the signal from the signal detector is input, the adder 84 is outputted as Avi and output) to the Ryoko Root, and when no tone signal is detected, it is output to the R and N terminals. Output the input signal to R0υT without passing it through the adder.
トーン信号のレベル恢出器第1図7からの出力はL R
I N 端子から入力する。掛算器83は乗数rを乗
した旭を掛算器82へ供給する。白色雑音発生器81の
伴+ftB力はそのレベルが掛鎮器82によって冗めら
れ、加算器84へ供給され、受信入力端子R+N の信
号と加算され、トーン信号検出4諺検出出刃TL)をセ
レクタ85へ与えているときのみR,UT端子へ出力さ
せる。The output from the tone signal level calculator Fig. 1 is L R
Input from the I N terminal. Multiplier 83 supplies Asahi multiplied by multiplier r to multiplier 82 . The level of the +ftB power of the white noise generator 81 is redacted by a hanger 82, and is supplied to an adder 84, where it is added to the signal at the receiving input terminal R+N, and the tone signal detector 4 selects the tone signal detector 4. 85, output to the R and UT terminals only.
以上述べたように本発明によれば
単一トーン15号受信時に発生するエコー打消し作用の
劣化をli1羊な回路調成によって回避させることがで
きるのでその作用効果は大である。As described above, according to the present invention, the deterioration of the echo canceling effect that occurs when receiving single tone No. 15 can be avoided by proper circuit adjustment, and the effect is great.
第1図は本発明の実施例を示すブロック回路図、第2図
、WJ3図は本発明iCk用できるレベル検出回路のブ
ロック図
第4図は本発明による雑音付加回路の実施例をブロック
図で示す。
図において1はノ・イブリッド回路、2はダブルトーク
検出回路、3はエコー発生回路、4はタップ係数修正i
’F、 sは減算器、6はトーン検出器、7はトーン
レベル検出器、8は歪音付加回路、71゜72.74,
76.82.83は掛算器、?3,77.84は刀Ω算
器、75.79は遅煽回路、81は白色雑音発生器、8
5はセレクタを示す0
彌
璋 1 図
算2 図
CLK CLFX
厚 3 肥
RIN
夷4 履FIG. 1 is a block diagram showing an embodiment of the present invention, and FIGS. 2 and 3 are block diagrams of a level detection circuit that can be used with iCk of the present invention. FIG. 4 is a block diagram of an embodiment of a noise adding circuit according to the present invention. show. In the figure, 1 is a no hybrid circuit, 2 is a double talk detection circuit, 3 is an echo generation circuit, and 4 is a tap coefficient correction i.
'F, s is a subtracter, 6 is a tone detector, 7 is a tone level detector, 8 is a distorted sound addition circuit, 71°72.74,
76.82.83 is a multiplier, ? 3, 77.84 is a sword Ω calculator, 75.79 is a retardation circuit, 81 is a white noise generator, 8
5 indicates the selector 0 Yassai 1 Illustration 2 Figure CLK CLFX Thickness 3 HiRIN 夷4
Claims (1)
ルに関連あるレベルの広帯域雑音信号をトーン信号に付
加してエコーキャンセル回路へ供給することを特徴とす
るエコーキャンセル方式。An echo cancellation method characterized in that when a tone signal is input, a broadband noise signal of a level related to the input level of the tone signal is added to the tone signal and supplied to an echo cancellation circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20313184A JPS6181035A (en) | 1984-09-28 | 1984-09-28 | Echo cancel system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20313184A JPS6181035A (en) | 1984-09-28 | 1984-09-28 | Echo cancel system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6181035A true JPS6181035A (en) | 1986-04-24 |
Family
ID=16468922
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20313184A Pending JPS6181035A (en) | 1984-09-28 | 1984-09-28 | Echo cancel system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6181035A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6061444A (en) * | 1994-05-07 | 2000-05-09 | Ntt Mobile Communications Network, Inc. | Echo canceler and method for learning for the same |
| JP2003501894A (en) * | 1999-05-27 | 2003-01-14 | テレフオンアクチーボラゲット エル エム エリクソン(パブル) | Method and apparatus for improving adaptive filter performance by including inaudible information |
| JP2006292167A (en) * | 2005-03-14 | 2006-10-26 | Toshiba Corp | Vibration isolator |
-
1984
- 1984-09-28 JP JP20313184A patent/JPS6181035A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6061444A (en) * | 1994-05-07 | 2000-05-09 | Ntt Mobile Communications Network, Inc. | Echo canceler and method for learning for the same |
| JP2003501894A (en) * | 1999-05-27 | 2003-01-14 | テレフオンアクチーボラゲット エル エム エリクソン(パブル) | Method and apparatus for improving adaptive filter performance by including inaudible information |
| JP2006292167A (en) * | 2005-03-14 | 2006-10-26 | Toshiba Corp | Vibration isolator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1202469B1 (en) | Echo canceler and echo path estimating method | |
| EP0443547B1 (en) | Sub-band acoustic echo canceller | |
| JP2518433B2 (en) | Double talk detection circuit | |
| US5274705A (en) | Nonlinear processor for an echo canceller and method | |
| US5289539A (en) | Echo canceller using impulse response estimating method | |
| US8023641B2 (en) | Spectral domain, non-linear echo cancellation method in a hands-free device | |
| JP2836277B2 (en) | Echo cancellation device | |
| US7684559B2 (en) | Acoustic echo suppressor for hands-free speech communication | |
| US20110135105A1 (en) | Echo canceller | |
| US6532289B1 (en) | Method and device for echo suppression | |
| EP0454242A1 (en) | Digital echo canceller comprising a double-talk detector | |
| US4633046A (en) | Adaptive echo canceller | |
| CN1558563B (en) | Echo eliminator and use method thereof | |
| US6185299B1 (en) | Adaptive echo cancellation device in a voice communication system | |
| JP2004165888A (en) | Howling processor | |
| GB2109209A (en) | Improvements in or relating to interference controllers and detectors for use therein | |
| GB2109207A (en) | Improvements in or relating to interference cancellers | |
| US20010043701A1 (en) | Method and apparatus for echo control in a communication system | |
| JPH07303067A (en) | Echo canceller | |
| JP2841952B2 (en) | Echo cancellation device | |
| JP3355594B2 (en) | Echo canceller device | |
| JPS62163424A (en) | Acoustic echo canceller | |
| JPS6315513A (en) | Adaptive filter | |
| JPS62176338A (en) | Adaptive echo canceller | |
| JPS6155292B2 (en) |