JPS6181280U - - Google Patents
Info
- Publication number
- JPS6181280U JPS6181280U JP13679785U JP13679785U JPS6181280U JP S6181280 U JPS6181280 U JP S6181280U JP 13679785 U JP13679785 U JP 13679785U JP 13679785 U JP13679785 U JP 13679785U JP S6181280 U JPS6181280 U JP S6181280U
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- pulse signal
- signal
- circuit
- dial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003079 width control Methods 0.000 claims description 4
- 230000001934 delay Effects 0.000 claims 1
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Description
第１図は従来のクロスバー交換機におけるダイ
ヤルパルス発生回路、第２図は従来の電子交換機
におけるダイヤルパルス発生回路、第３図は本考
案によるダイヤルパルス発生回路のブロツク図、
第４図は第３図におけるパルス幅制御回路のブロ
ツク図、第５図はパルス幅制御回路の別の実施例
のブロツク図である。
ＰＧ…パルス発生回路、ＣＧ…クロツク発生回
路、ＰＷＣ…パルス幅制御回路、ＰＳ…パルス送
出回路、ＣＮＴ…カウンタ、Ｇ１…アンドゲート
、Ｇ２…ナンドゲート、ＩＮ１…インバータ回路
。
FIG. 1 is a dial pulse generation circuit in a conventional crossbar exchange, FIG. 2 is a dial pulse generation circuit in a conventional electronic exchange, and FIG. 3 is a block diagram of a dial pulse generation circuit according to the present invention.
FIG. 4 is a block diagram of the pulse width control circuit in FIG. 3, and FIG. 5 is a block diagram of another embodiment of the pulse width control circuit. PG...pulse generation circuit, CG...clock generation circuit, PWC...pulse width control circuit, PS...pulse sending circuit, CNT...counter, G1...AND gate, G2...NAND gate, IN1...inverter circuit.
Claims (1)
ルス信号１を発生するパルス発生回路と、 パルス信号１よりも十分に高周波のパルス信号
２を常時発生するクロツク発生回路と、 パルス信号１の受信後のパルス信号２のパルス
数を所定の数だけ計数することにより実質的にパ
ルス信号１の前縁を遅延し又は後縁を短縮したパ
ルス信号３を発生するパルス幅制御回路と、 中継線にパルス信号３と同期したダイヤルパル
スを送出するパルス送出回路とを有することを特
徴とするダイヤルパルス送出回路。[Scope of Claim for Utility Model Registration] In a dial pulse sending circuit of an exchange, a pulse generating circuit that generates a pulse signal 1 having a predetermined pulse width each time a dial pulse is sent, and a pulse signal 2 having a sufficiently higher frequency than the pulse signal 1. a clock generating circuit that constantly generates a clock, and a clock generating circuit that substantially delays the leading edge of the pulse signal 1 or shortens the trailing edge thereof by counting the number of pulses of the pulse signal 2 by a predetermined number after receiving the pulse signal 1. A dial pulse sending circuit comprising: a pulse width control circuit that generates a signal 3; and a pulse sending circuit that sends a dial pulse synchronized with the pulse signal 3 to a relay line.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985136797U JPS6311803Y2 (en) | 1985-09-09 | 1985-09-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985136797U JPS6311803Y2 (en) | 1985-09-09 | 1985-09-09 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6181280U true JPS6181280U (en) | 1986-05-29 |
| JPS6311803Y2 JPS6311803Y2 (en) | 1988-04-06 |
Family
ID=30695238
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1985136797U Expired JPS6311803Y2 (en) | 1985-09-09 | 1985-09-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6311803Y2 (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5013005U (en) * | 1973-06-01 | 1975-02-10 | ||
| JPS51107009A (en) * | 1975-03-17 | 1976-09-22 | Nippon Electric Co | DAIYARU PARUSUCHUKEI KAIRO |
-
1985
- 1985-09-09 JP JP1985136797U patent/JPS6311803Y2/ja not_active Expired
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5013005U (en) * | 1973-06-01 | 1975-02-10 | ||
| JPS51107009A (en) * | 1975-03-17 | 1976-09-22 | Nippon Electric Co | DAIYARU PARUSUCHUKEI KAIRO |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6311803Y2 (en) | 1988-04-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61128832U (en) | ||
| JPS61191657U (en) | ||
| JPS61103946U (en) | ||
| SU1173534A1 (en) | Pulse shaper | |
| JPS59129249U (en) | Phase continuous FS modulation circuit | |
| JPS60139342U (en) | odd number divider circuit | |
| JPS6326129U (en) | ||
| JPS61189624U (en) | ||
| JPH0176626U (en) | ||
| JPS6135443U (en) | Pulse output control circuit | |
| JPS6363781U (en) | ||
| JPH0429253U (en) | ||
| JPS63146896U (en) | ||
| JPS63181023U (en) | ||
| JPS62154552U (en) | ||
| JPH0466816U (en) | ||
| JPS60170834U (en) | Reset circuit for microcomputer | |
| JPS6197234U (en) | ||
| JPS6427724U (en) | ||
| JPS60156464U (en) | Pulse measurement circuit | |
| JPS6037932U (en) | pulse generator | |
| JPS5850755U (en) | Signal disconnection detection circuit | |
| JPH0157820U (en) | ||
| JPS6074338U (en) | Clock generation circuit | |
| JPS601037U (en) | binary circuit |