JPS6220635B2 - - Google Patents
Info
- Publication number
- JPS6220635B2 JPS6220635B2 JP54152841A JP15284179A JPS6220635B2 JP S6220635 B2 JPS6220635 B2 JP S6220635B2 JP 54152841 A JP54152841 A JP 54152841A JP 15284179 A JP15284179 A JP 15284179A JP S6220635 B2 JPS6220635 B2 JP S6220635B2
- Authority
- JP
- Japan
- Prior art keywords
- potential
- transistor
- memory cell
- load
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/411—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only
- G11C11/4116—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only with at least one cell access via separately connected emittors of said transistors or via multiple emittors, e.g. T2L, ECL
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15284179A JPS5677988A (en) | 1979-11-26 | 1979-11-26 | Semiconductor memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15284179A JPS5677988A (en) | 1979-11-26 | 1979-11-26 | Semiconductor memory device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5677988A JPS5677988A (en) | 1981-06-26 |
| JPS6220635B2 true JPS6220635B2 (da) | 1987-05-08 |
Family
ID=15549295
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15284179A Granted JPS5677988A (en) | 1979-11-26 | 1979-11-26 | Semiconductor memory device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5677988A (da) |
-
1979
- 1979-11-26 JP JP15284179A patent/JPS5677988A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5677988A (en) | 1981-06-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3085073B2 (ja) | スタティックｒａｍ | |
| US4608672A (en) | Semiconductor memory | |
| JPS5846794B2 (ja) | メモリ・アレイ | |
| US4858191A (en) | Semiconductor integrated circuit | |
| KR910003595B1 (ko) | 세그먼트된 워드라인을 갖춘 반도체 메모리 장치 | |
| US4769785A (en) | Writing speed of SCR-based memory cells | |
| JPS582437B2 (ja) | スリ−ステイト出力回路 | |
| JPS6331879B2 (da) | ||
| US4857772A (en) | BIPMOS decoder circuit | |
| EP0181819A2 (en) | Memory cell power scavenging apparatus and method | |
| JP2548737B2 (ja) | ドライバ回路 | |
| JPH041957B2 (da) | ||
| JPH0777075B2 (ja) | デコーダ−ドライバ回路 | |
| US5301148A (en) | Semiconductor memory device with bipolar-FET sense amp | |
| US4409673A (en) | Single isolation cell for DC stable memory | |
| JP2915006B2 (ja) | 半導体メモリ | |
| JPH0636315B2 (ja) | 半導体メモリ | |
| JPS6299976A (ja) | 半導体記憶装置 | |
| JPS6235191B2 (da) | ||
| JPH02193395A (ja) | 半導体メモリおよびメモリセル | |
| JPH0259557B2 (da) | ||
| US4712193A (en) | Current steering differential write circuit for memory cells | |
| JP2928332B2 (ja) | 半導体メモリ | |
| KR0148580B1 (ko) | 반도체 메모리 및 반도체 메모리셀 | |
| JP2001067886A (ja) | 半導体記憶装置 |