JPS6233384Y2 - - Google Patents

Info

Publication number
JPS6233384Y2
JPS6233384Y2 JP1980045717U JP4571780U JPS6233384Y2 JP S6233384 Y2 JPS6233384 Y2 JP S6233384Y2 JP 1980045717 U JP1980045717 U JP 1980045717U JP 4571780 U JP4571780 U JP 4571780U JP S6233384 Y2 JPS6233384 Y2 JP S6233384Y2
Authority
JP
Japan
Prior art keywords
circuit
voltage
output
curve
amplifier circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1980045717U
Other languages
Japanese (ja)
Other versions
JPS56147633U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1980045717U priority Critical patent/JPS6233384Y2/ja
Publication of JPS56147633U publication Critical patent/JPS56147633U/ja
Application granted granted Critical
Publication of JPS6233384Y2 publication Critical patent/JPS6233384Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Noise Elimination (AREA)
  • Circuits Of Receivers In General (AREA)

Description

【考案の詳細な説明】 本考案はラジオ受信機等に於けるSカーブ電圧
発生回路に関するものである。
[Detailed Description of the Invention] The present invention relates to an S-curve voltage generation circuit in a radio receiver or the like.

検波回路としてクオードラチヤ検波回路を利用
した場合、無信号時及び同調時に於いて、検波出
力はOレベルではなく、クオードラチヤ検波回路
の基準電圧例えばa(V)となる。従つて斯かる
検波出力に基いてSカーブ電圧を作成した場合、
その同調中心電圧もa(V)となる。一方、Sカ
ーブ電圧を利用して自動周波数制御(以下AFC
という)回路を駆動し以つてAFC動作を行う場
合、このAFC回路の特性上、同調中心電圧をb
(V)するSカーブ電圧をAFC回路に印加する必
要が生じる場合がある。本考案はa(V)の基準
電圧を有するクオードラチヤ検波回路を利用した
場合に於いて、b(V)のSカーブ電圧を発生さ
せるべく調整を行う際、その調整を容易にしたS
カーブ電圧発生回路を提供するものである。
When a quadrature detection circuit is used as a detection circuit, the detection output is not at O level but at the reference voltage of the quadrature detection circuit, for example a (V), when there is no signal and when tuning. Therefore, when creating an S-curve voltage based on such a detection output,
The tuning center voltage is also a(V). On the other hand, automatic frequency control (hereinafter referred to as AFC) uses S-curve voltage.
When performing AFC operation by driving a circuit called
(V) It may be necessary to apply an S-curve voltage of (V) to the AFC circuit. The present invention provides an S-curve detection circuit that facilitates adjustment to generate an S-curve voltage of b(V) when using a quadrature detection circuit having a reference voltage of a(V).
A curve voltage generation circuit is provided.

以下、図面に示す実施例を参照して詳述する。 Hereinafter, a detailed description will be given with reference to embodiments shown in the drawings.

第1図において、1は中間周波増幅回路、2は
クオードラチヤ検波回路、3はオーデイオ周波増
幅回路、4はミユーテイング回路、5は演算増幅
回路、6はオフセツト電圧調整用可変抵孔器であ
る。クオードラチヤ検波回路2のA出力からは基
準電圧(例えば5.56V)が導出される(第2図a
参照)。クオードラチヤ検波回路2のB出力から
は検波出力(第2図b参照:尚、Sカーブ信号の
みを図示)が得られ、これはオーデイオ周波増幅
回路3にて増幅される(第2図C参照)。完全同
調時に於ける検波出力電圧は、オーデイオ周波増
幅回路3内のオフセツト電圧により、必ずしもク
オードラチヤ検波回路2の基準電圧(5.56V)に
ならずこれよりも若干低い例えば5.1V位の電圧
が現われる。さて、クオードラチヤ検波回路2か
ら出力される基準電圧(5.56V)とオーデイオ周
波増幅回路3より出力される検波出力は演算増幅
回路5に入力され以つて出力側よりSカーブ出力
を得る(第2図d参照)。そしてこのSカーブ出
力の同調中心電圧が所定の電圧(例えば4.75V)
となるように調整用抵抗器6を操作して、入力オ
フセツト電圧を調整する。
In FIG. 1, 1 is an intermediate frequency amplifier circuit, 2 is a quadrature detection circuit, 3 is an audio frequency amplifier circuit, 4 is a muting circuit, 5 is an operational amplifier circuit, and 6 is a variable resistor for adjusting offset voltage. A reference voltage (for example, 5.56V) is derived from the A output of the quadrature detection circuit 2 (Fig. 2a).
reference). A detection output (see Figure 2b; only the S curve signal is shown) is obtained from the B output of the quadrature detection circuit 2, and this is amplified by the audio frequency amplification circuit 3 (see Figure 2C). . Due to the offset voltage in the audio frequency amplifier circuit 3, the detection output voltage at the time of complete tuning does not necessarily reach the reference voltage (5.56V) of the quadrature detection circuit 2, but a voltage slightly lower than this, for example, about 5.1V, appears. Now, the reference voltage (5.56V) output from the quadrature detection circuit 2 and the detection output output from the audio frequency amplifier circuit 3 are input to the operational amplifier circuit 5, and an S-curve output is obtained from the output side (Fig. 2). (see d). And the tuning center voltage of this S curve output is a predetermined voltage (for example, 4.75V)
The input offset voltage is adjusted by operating the adjustment resistor 6 so that

ところで、斯かる調整に行う場合、無信号状態
に於いては、オーデイオ周波増幅回路3の出力は
一定電圧(先の例では5.1V)となるから、この
とき演算増幅回路5の出力が所定の同調中心電圧
(先の例では4.75V)となるように調整用抵抗器
6を調整すれば良いのであるが、実際には無信号
時に於いても外来雑音等によりオーデイオ周波増
幅回路3の出力は変動する為、調整作業が困難で
あり、正確に所定の4.75Vを得ることが難しいと
いう欠点があつた。
By the way, when performing such adjustment, the output of the audio frequency amplifier circuit 3 is a constant voltage (5.1V in the previous example) in the no-signal state, so the output of the operational amplifier circuit 5 is at a predetermined voltage. All you have to do is adjust the adjustment resistor 6 so that the tuning center voltage (4.75V in the previous example) is reached, but in reality, even when there is no signal, the output of the audio frequency amplification circuit 3 may be affected by external noise etc. Due to fluctuations, adjustment work was difficult, and it was difficult to obtain the specified 4.75V accurately.

そこで本考案に於いては、ミユーテイング回路
4を設け、無信号時に於ける上記変動を抑えたも
のである。ミユーテイング回路4は中間周波信号
のレベルが所定値以下のとき駆動され、オーデイ
オ周波増幅回路3をミユーテイング状態に設定す
る(第2図e参照)。このとき、オーデイオ周波
増幅回路3の出力は外来雑音に影響されず、一定
電圧(5.1V)となる。従つて調整はやり易く、
且つ正確となる。そして、信号受信状態に於いて
中間周波信号のレベルが所定値以上になるとミユ
ーテイング状態は解除され、オーデイオ周波増幅
回路3の出力はSカーブ特性に基いて変化し、以
つて演算増幅回路5の出力より4.75Vを同調中心
電圧とするSカーブ電圧を得ることが出来る。
Therefore, in the present invention, a muting circuit 4 is provided to suppress the above fluctuations when there is no signal. The muting circuit 4 is driven when the level of the intermediate frequency signal is below a predetermined value, and sets the audio frequency amplifier circuit 3 to a muting state (see FIG. 2e). At this time, the output of the audio frequency amplification circuit 3 is not affected by external noise and becomes a constant voltage (5.1V). Therefore, adjustment is easy,
And it will be accurate. Then, when the level of the intermediate frequency signal exceeds a predetermined value in the signal reception state, the muting state is canceled and the output of the audio frequency amplification circuit 3 changes based on the S curve characteristic, and the output of the operational amplifier circuit 5 changes. From this, it is possible to obtain an S-curve voltage with a tuning center voltage of 4.75V.

以上述べた本考案に依れば、所望の電圧を同調
中心電圧とするSカーブ出力を得るべく演算増幅
回路のオフセツト電圧を調整する際に外来雑音の
影響を受けない状態で調整する構成としたもので
あるから、作業がやり易く且つ正確な調整を行う
ことが出来るものである。
According to the present invention described above, when adjusting the offset voltage of the operational amplifier circuit in order to obtain an S-curve output with a desired voltage as the tuning center voltage, the adjustment is made without being affected by external noise. This makes it easy to work with and allows accurate adjustment.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案に係るSカーブ電圧発生回路を
示す図、第2図a〜eは第1図各部波形を示す図
である。 2……クオードラチヤ検波回路、4……ミユー
テイング回路、5……演算増幅回路、6……オフ
セツト電圧調整用可変抵抗器。
FIG. 1 is a diagram showing an S-curve voltage generation circuit according to the present invention, and FIGS. 2 a to 2 e are diagrams showing waveforms at various parts in FIG. 1. 2... Quadrature detection circuit, 4... Muting circuit, 5... Operational amplifier circuit, 6... Variable resistor for adjusting offset voltage.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 基準電圧がa(V)であるクオードラチヤ検波
回路と、このクオードラチヤ検波回路からの検波
出力を増幅する増幅回路と、この増幅回路にて増
幅された検波出力と前記a(V)の基準電圧を二
入力とし以つてb(V)(a≠b)を同調中心電
圧とするSカーブ電圧を出力する演算増幅回路
と、この演算増幅回路の入力側に接続されたオフ
セツト電圧調整回路と、中間周波信号レベルを検
出し、無信号時前記増幅回路を制御するミユーテ
イング回路とを設け、無信号時ミユーテイング回
路にて前記増幅回路を制御することにより前記増
幅回路からの検波出力の変動を阻止するようにし
たことを特徴とするSカーブ電圧発生回路。
A quadrature detection circuit whose reference voltage is a (V), an amplifier circuit that amplifies the detection output from this quadrature detection circuit, and a detection output amplified by this amplifier circuit and the reference voltage of a (V). An operational amplifier circuit that outputs an S-curve voltage with b(V) (a≠b) as an input and a tuning center voltage, an offset voltage adjustment circuit connected to the input side of this operational amplifier circuit, and an intermediate frequency signal. A muting circuit that detects the level and controls the amplifying circuit when there is no signal is provided, and by controlling the amplifying circuit with the muting circuit when there is no signal, fluctuations in the detected output from the amplifying circuit are prevented. An S-curve voltage generation circuit characterized by:
JP1980045717U 1980-04-03 1980-04-03 Expired JPS6233384Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1980045717U JPS6233384Y2 (en) 1980-04-03 1980-04-03

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1980045717U JPS6233384Y2 (en) 1980-04-03 1980-04-03

Publications (2)

Publication Number Publication Date
JPS56147633U JPS56147633U (en) 1981-11-06
JPS6233384Y2 true JPS6233384Y2 (en) 1987-08-26

Family

ID=29640792

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1980045717U Expired JPS6233384Y2 (en) 1980-04-03 1980-04-03

Country Status (1)

Country Link
JP (1) JPS6233384Y2 (en)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50137916U (en) * 1974-05-01 1975-11-13

Also Published As

Publication number Publication date
JPS56147633U (en) 1981-11-06

Similar Documents

Publication Publication Date Title
US5451948A (en) Apparatus and method for combining analog and digital automatic gain control in receivers with digital signal processing
US4704738A (en) Transistor amplifier and mixer input stage for a radio receiver
HU214918B (en) A method for implementing a closed-loop automatic gain control with a wide dynamic range and a gain control circuit
GB1017759A (en) Improvements in or relating to variable gain transistor amplifiers
GB1437964A (en) Asynchronous pulse receiver
JPS6233384Y2 (en)
JP3148540B2 (en) AGC circuit of radio receiver
US4241453A (en) Citizens band radio receiver with squelch control
JPH0411390Y2 (en)
JPH0212734Y2 (en)
JPS626728Y2 (en)
JPS6218981Y2 (en)
JP2922524B2 (en) Power amplifier
JP2765879B2 (en) Pilot signal removal circuit
JPS5938763Y2 (en) muting circuit
JPH0265515A (en) Level control circuit
US5095543A (en) Method and device for audio waveform correction in a RF communication system postdetection circuit
JPS63217809A (en) Automatic gain control circuit
JP2932104B2 (en) FM receiver
JPS6345051Y2 (en)
JPH08162865A (en) Radio receiver
JPH0514588Y2 (en)
JPS5811058Y2 (en) Sadou Zoufuku Cairo
JPH0352685B2 (en)
JPS6334341Y2 (en)