JPS6236499U - - Google Patents
Info
- Publication number
- JPS6236499U JPS6236499U JP12760385U JP12760385U JPS6236499U JP S6236499 U JPS6236499 U JP S6236499U JP 12760385 U JP12760385 U JP 12760385U JP 12760385 U JP12760385 U JP 12760385U JP S6236499 U JPS6236499 U JP S6236499U
- Authority
- JP
- Japan
- Prior art keywords
- read
- memory
- output
- switching means
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Description
第１図は本考案の読出し専用メモリの読出し回
路の一実施例を示すブロツク図、第２図は一般的
な漢字コードのフオーマツト例を示す図である。
１……入力バツフア、２……Ｘデコーダ、３…
…Ｙデコーダ、４……ＣＥバツフア、５……ＯＥ
バツフア、６……メモリセル群、７……Ｙセレク
タ、８……センスアンプ、９……出力バツフア、
１０……入力レベル切換スイツチ、１１……メモ
リセルブロツク、１２〜１７……読出し専用メモ
リ。
FIG. 1 is a block diagram showing an embodiment of a readout circuit for a read-only memory according to the present invention, and FIG. 2 is a diagram showing an example of the format of a general Kanji code. 1...Input buffer, 2...X decoder, 3...
...Y decoder, 4...CE buffer, 5...OE
Buffer, 6...Memory cell group, 7...Y selector, 8...Sense amplifier, 9...Output buffer,
10...Input level changeover switch, 11...Memory cell block, 12-17...Read-only memory.
Claims (1)
おいて、特定出力ビツトに対応するデータがすべ
て“０”またはすべて“１”のときメモリセル出
力データ線を切り換えて電源電圧および接地電位
のいずれかを該特定出力ビツトのセンスアンプへ
入力する切換手段を備え、前記切換手段の切換え
を前記読出し専用メモリの記憶データと共に作り
込むことを特徴とする読出し専用メモリの読出し
回路。 In a read-only memory that outputs multiple bits in parallel, when the data corresponding to a specific output bit is all "0" or all "1", the memory cell output data line is switched to output either the power supply voltage or the ground potential to the specific output. 1. A read-out circuit for a read-only memory, comprising a switching means for inputting an input to a bit sense amplifier, and the switching of said switching means is made together with data stored in said read-only memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12760385U JPS6236499U (en) | 1985-08-20 | 1985-08-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12760385U JPS6236499U (en) | 1985-08-20 | 1985-08-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6236499U true JPS6236499U (en) | 1987-03-04 |
Family
ID=31022511
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12760385U Pending JPS6236499U (en) | 1985-08-20 | 1985-08-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6236499U (en) |
-
1985
- 1985-08-20 JP JP12760385U patent/JPS6236499U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0312239A3 (en) | Message fifo buffer controller | |
| KR900005563B1 (en) | Semiconductor memory device having nibble mode function | |
| JPS5984587U (en) | Data bit compression system | |
| JPS6236499U (en) | ||
| JPS5755581A (en) | Address converting system | |
| JPS57153331A (en) | Data processor | |
| JPS6356448U (en) | ||
| JPS61198995U (en) | ||
| JPS62109527U (en) | ||
| JPS5839799U (en) | Semiconductor read-only memory device | |
| JPS596251U (en) | Bit configuration conversion circuit | |
| JPH0295450U (en) | ||
| JPH01146400U (en) | ||
| JPS6152397U (en) | ||
| JPH0181800U (en) | ||
| JPS61153895A (en) | Semiconductor memory device | |
| JPS62117633U (en) | ||
| JPS63107073U (en) | ||
| JPS6284837U (en) | ||
| JPS5732196A (en) | Channel converter | |
| JPS61155924U (en) | ||
| JPS61157955A (en) | Tag control system | |
| JPS647424U (en) | ||
| JPS5847902U (en) | Control mode selection circuit | |
| JPS647353U (en) |