JPS6240754A - ピングリッドアレイ - Google Patents

ピングリッドアレイ

Info

Publication number
JPS6240754A
JPS6240754A JP60180902A JP18090285A JPS6240754A JP S6240754 A JPS6240754 A JP S6240754A JP 60180902 A JP60180902 A JP 60180902A JP 18090285 A JP18090285 A JP 18090285A JP S6240754 A JPS6240754 A JP S6240754A
Authority
JP
Japan
Prior art keywords
pin
film substrate
wiring pattern
grid array
head
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60180902A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0553067B2 (2
Inventor
Akira Konishi
小西　昭
Teruo Wakano
輝男 若野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
I Pex Inc
Original Assignee
Dai Ichi Seiko Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dai Ichi Seiko Co Ltd filed Critical Dai Ichi Seiko Co Ltd
Priority to JP60180902A priority Critical patent/JPS6240754A/ja
Priority to EP86108770A priority patent/EP0218796B1/en
Priority to DE8686108770T priority patent/DE3675321D1/de
Priority to US06/880,832 priority patent/US4823234A/en
Priority to KR1019860006161A priority patent/KR870002647A/ko
Priority to CN198686105249A priority patent/CN86105249A/zh
Publication of JPS6240754A publication Critical patent/JPS6240754A/ja
Publication of JPH0553067B2 publication Critical patent/JPH0553067B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP60180902A 1985-08-16 1985-08-16 ピングリッドアレイ Granted JPS6240754A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP60180902A JPS6240754A (ja) 1985-08-16 1985-08-16 ピングリッドアレイ
EP86108770A EP0218796B1 (en) 1985-08-16 1986-06-27 Semiconductor device comprising a plug-in-type package
DE8686108770T DE3675321D1 (de) 1985-08-16 1986-06-27 Halbleiteranordnung mit packung vom steckerstifttyp.
US06/880,832 US4823234A (en) 1985-08-16 1986-07-01 Semiconductor device and its manufacture
KR1019860006161A KR870002647A (ko) 1985-08-16 1986-07-28 반도체장치 및 그 제조방법
CN198686105249A CN86105249A (zh) 1985-08-16 1986-08-16 半导体器件及其制造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60180902A JPS6240754A (ja) 1985-08-16 1985-08-16 ピングリッドアレイ

Publications (2)

Publication Number Publication Date
JPS6240754A true JPS6240754A (ja) 1987-02-21
JPH0553067B2 JPH0553067B2 (2) 1993-08-09

Family

ID=16091304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60180902A Granted JPS6240754A (ja) 1985-08-16 1985-08-16 ピングリッドアレイ

Country Status (1)

Country Link
JP (1) JPS6240754A (2)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63213364A (ja) * 1987-02-27 1988-09-06 Ibiden Co Ltd 半導体搭載用基板
US5485039A (en) * 1991-12-27 1996-01-16 Hitachi, Ltd. Semiconductor substrate having wiring conductors at a first main surface electrically connected to plural pins at a second main surface
JP2008130344A (ja) * 2006-11-20 2008-06-05 Matsushita Electric Ind Co Ltd 蛍光ランプ

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63213364A (ja) * 1987-02-27 1988-09-06 Ibiden Co Ltd 半導体搭載用基板
US5485039A (en) * 1991-12-27 1996-01-16 Hitachi, Ltd. Semiconductor substrate having wiring conductors at a first main surface electrically connected to plural pins at a second main surface
JP2008130344A (ja) * 2006-11-20 2008-06-05 Matsushita Electric Ind Co Ltd 蛍光ランプ

Also Published As

Publication number Publication date
JPH0553067B2 (2) 1993-08-09

Similar Documents

Publication Publication Date Title
US6580159B1 (en) Integrated circuit device packages and substrates for making the packages
US6331451B1 (en) Methods of making thin integrated circuit device packages with improved thermal performance and substrates for making the packages
US7323767B2 (en) Standoffs for centralizing internals in packaging process
JP3432982B2 (ja) 表面実装型半導体装置の製造方法
EP1096567A2 (en) BGA package and method for fabricating the same
US6271057B1 (en) Method of making semiconductor chip package
US5989935A (en) Column grid array for semiconductor packaging and method
JPH09321173A (ja) 半導体装置用パッケージ及び半導体装置とそれらの製造方法
KR19990083251A (ko) 얇은리세스부및두꺼운평면부를갖는반도체칩용패키지및그의제조방법
CN101563756A (zh) 制造覆晶于半导体组件封装的晶圆级无凸块式方法
JPS6240754A (ja) ピングリッドアレイ
JP3293202B2 (ja) 半導体装置及びその製造方法
JPH025014B2 (2)
JP2740977B2 (ja) 半導体装置
JPS6240749A (ja) ピングリツドアレイ
KR20010042682A (ko) 반도체장치 및 그 제조방법
JPH10154766A (ja) 半導体パッケージの製造方法及び半導体パッケージ
JP3136274B2 (ja) 半導体装置
JP2700257B2 (ja) 配線基板付きリードフレームとその製造方法
JPS58134450A (ja) 半導体装置およびその製造方法
JP3174957B2 (ja) 電子回路モジュール用基板、およびこれを用いた電子回路モジュール
KR100190622B1 (ko) 집적회로 패키지의 제조방법
JP3405718B2 (ja) 半導体装置
JP3404586B2 (ja) 半導体装置およびその製造方法
JPS5923432Y2 (ja) 半導体装置