JPS6281112A - Channel selection device - Google Patents

Channel selection device

Info

Publication number
JPS6281112A
JPS6281112A JP22001785A JP22001785A JPS6281112A JP S6281112 A JPS6281112 A JP S6281112A JP 22001785 A JP22001785 A JP 22001785A JP 22001785 A JP22001785 A JP 22001785A JP S6281112 A JPS6281112 A JP S6281112A
Authority
JP
Japan
Prior art keywords
channel
circuit
signal
counter
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP22001785A
Other languages
Japanese (ja)
Other versions
JPH0558285B2 (en
Inventor
Yasuhiro Kasahara
康弘 笠原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP22001785A priority Critical patent/JPS6281112A/en
Publication of JPS6281112A publication Critical patent/JPS6281112A/en
Publication of JPH0558285B2 publication Critical patent/JPH0558285B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明はプレビジョン受信機等に適した選局装置に関す
る。
DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a channel selection device suitable for a preview receiver or the like.

〔発明の背景〕[Background of the invention]

従来のatは、コンシューマーズ・ユニオン(CONS
C0N5U  UNION)発行「コンシューマ−レポ
ートJ (CONC0N5U  REPORTS)。
The previous AT was the Consumers Union (CONS).
Consumer Report J (CONC0N5U REPORTS) published by CONC0N5U UNION.

1984年1月号第39頁に記載されるように、LAS
T  CHANNEL  RECALL  と呼ばれ、
例えば、2つのスポーツ番組を連続して選局し、特定の
入力操作によりこの2つのチャンネルを往復して交互に
選局することができる。
As described on page 39 of the January 1984 issue, LAS
It is called T CHANNEL RECALL,
For example, it is possible to tune two sports programs consecutively and alternately tune back and forth between the two channels by performing a specific input operation.

しかし、前記特定の入力操作を行った場合に交互に選局
できるのは、現在受信しているチャンネルと、その直前
に受信していたチャンネルであり、例えば、選局操作を
間違えて、放送信号のチャンネル→無信号チャンネル→
放送信号のあるチャンネルという選局を行った場合に、
前記特定の入力操作を行うと、無信号チャンネルを受信
してしまうという点については、配慮されていなかった
。
However, when performing the above-mentioned specific input operation, the channels that can be selected alternately are the currently received channel and the channel that was received immediately before. channel→no signal channel→
If you select a channel with a broadcast signal,
No consideration was given to the fact that if the specific input operation was performed, a non-signal channel would be received.

〔発明の目的〕[Purpose of the invention]

本発明の目的は、従来技術の問題点を除き、前記選局装
置において、前記特定の入力操作を行った場合に、無信
号チャンネルは再度選局せずに、「現在受信しているチ
ャンネル」とその直前に受信していた「放送局のあるチ
ャンネ刈を往復して交互に選局することが可能な選局装
置を提供することにある0 〔発明の概要〕 前記目的を達するために本発明は、受信チャンネルが無
信号か放送信号かを判別するための信号判別回路により
、前記メモリ制御回路を制御することにより、無信号の
チャンネルを選局した場合には、前記カウンタ回路のデ
ータを前記メモリ回路に記憶せず、放送信号のあるチャ
ンネルを選局した場合にだけ、前記カウンタ回路のデー
タを前記メモリ回路に記憶することにより、前記特定の
入力操作を行った場合に、無信号チャンネルは再度選局
せずに、[現在受信しているチャンネル」とその直前に
受信していた「放送信号のあるチャンネル」を往復して
交互に選局することを可能にしたものである。
An object of the present invention is to eliminate the problems of the prior art, and when the specific input operation is performed in the channel selection device, the non-signal channel is not re-selected, and the "currently receiving channel" is selected. [Summary of the Invention] In order to achieve the above object, the present invention has been developed. In the present invention, the memory control circuit is controlled by a signal discrimination circuit for discriminating whether a received channel is a no signal or a broadcast signal, so that when a channel with no signal is selected, the data of the counter circuit is By storing the data of the counter circuit in the memory circuit only when a channel with a broadcast signal is selected without storing it in the memory circuit, the data of the counter circuit is stored in the memory circuit, so that when the specific input operation is performed, a channel with no signal This makes it possible to alternately tune back and forth between the channel currently being received and the channel with the broadcast signal that was received immediately before, without having to tune again.

〔発明の実施例〕[Embodiments of the invention]

以下本発明の一実施例として選局装置について図により
説明する。図に本発明による選局装置の一実施例のブロ
ック囚を示す。
DESCRIPTION OF THE PREFERRED EMBODIMENTS A channel selection device will be described below as an embodiment of the present invention with reference to the drawings. The figure shows a block diagram of an embodiment of the channel selection device according to the present invention.

図において、1は、’fril記特定の入力操作を行な
う7M6の(LAST  CHANNEL  RECA
LL操作を行うための)選局ボタン、2は選局ボタン1
のヤンを検出し、制御信号に変換する人力エンコーダ、
3は、赤外線等を媒体とするリモートコントロール信号
を受光するための受光回路。
In the figure, 1 indicates 7M6's (LAST CHANNEL RECA) which performs a specific input operation.
(for performing LL operation) tuning button, 2 is tuning button 1
A human-powered encoder that detects the YANG and converts it into a control signal,
3 is a light receiving circuit for receiving a remote control signal using infrared rays or the like as a medium.

4は受光回路乙の出力を制御信号に変換するデコード回
路、5は、前記制御信号により制御され、メモリ回路6
のデータの読み出し、書き込みを行なうメモリ制御回路
、7は、基準周波数となるクロックパルスを発生させる
クロック回路、8はクロック回路7の計数を行なうカウ
ンタ回路、9Viメモリ制御回路5の出力により制御さ
れカウンタ回路8の計数を停止させるカウンタ制御回路
、10はカウンタ回路8の出力により受・信チー1−オ
ルに相当する同調電圧をチューナに印加するための同調
電圧制御回路を示す。11は、放送信号の有無を検出す
るための信号検出回路を示す。
4 is a decoding circuit that converts the output of the light receiving circuit B into a control signal; 5 is a memory circuit 6 which is controlled by the control signal;
7 is a clock circuit that generates a clock pulse serving as a reference frequency; 8 is a counter circuit that performs counting for the clock circuit 7; 9 is a counter circuit controlled by the output of the memory control circuit 5; A counter control circuit for stopping the counting of the circuit 8, and a tuning voltage control circuit 10 for applying a tuning voltage corresponding to the receiving and receiving channels to the tuner based on the output of the counter circuit 8. Reference numeral 11 indicates a signal detection circuit for detecting the presence or absence of a broadcast signal.

次に本実施例の動作について説明する。Next, the operation of this embodiment will be explained.

第1図において、放送信号選局時は、信号判別回路11
により、メモリ制御回路5を制御し、受信チャンネルの
同調電圧に相当するカウンタ回路のデータをメモリ回路
6に書き込む。次に無信号チャンネルを選局した場合に
は、信号判別回路11の出力は無い状態であるからメモ
リ制御回路5は駆動されず、無信号チャンネルの同調電
圧に相当するカウンタ回路8のデータは記憶されない。
In FIG. 1, when selecting a broadcast signal, the signal discrimination circuit 11
, the memory control circuit 5 is controlled and data of the counter circuit corresponding to the tuning voltage of the reception channel is written into the memory circuit 6. Next, when a no-signal channel is selected, the memory control circuit 5 is not driven because there is no output from the signal discrimination circuit 11, and the data of the counter circuit 8 corresponding to the tuning voltage of the no-signal channel is stored. Not done.

次に放送信号を選局した場合には、前回と同様に、受信
チャンネルの同調電圧に相当するカウンタ回路8のデー
タがメモリ回路6に記憶される。
When a broadcast signal is selected next time, the data of the counter circuit 8 corresponding to the tuning voltage of the reception channel is stored in the memory circuit 6, as in the previous time.

ここで、前記選局ボタン1又はリモートコントロール送
信機より送出された前記特定の入力操作に対応する信号
を受信した場合(すなわちLAST  CHANNEL
  RECALL 操作を行った場合)には、メモリ回
路に記憶されている2つのデータのうち古い方のデータ
(すなわち最初に選局した放送信号のチャンネルの同調
電圧に相当するデータ)がメモリ制御回路5により、メ
モリ回路6より読み出され、カウンタ制御回路9はカウ
ンタ回路8の計数を該データと同じになった点で停止さ
せ、同調電圧制御回路10より、該チャンネルに相当す
る同調電圧が印加され、最初に選局した放送信号を受信
できる。このとき、信号判別回路11によりメモリ制御
回路が制御され該チでンネルの同調電圧に相当するカウ
ンタ回路8のデータがメモリ回路6へ記憶される。次に
前記特定の入力操作を選局ボタン1又はリモートコント
ロール操作により実行した場合は、同様にして前記2番
目に選局した放送を受信する。
Here, if a signal corresponding to the specific input operation sent from the channel selection button 1 or the remote control transmitter is received (i.e. LAST CHANNEL
RECALL operation), the older of the two data stored in the memory circuit (that is, the data corresponding to the tuning voltage of the channel of the first selected broadcast signal) is transferred to the memory control circuit 5. The counter control circuit 9 stops the counting of the counter circuit 8 when the data becomes the same as the data, and the tuning voltage control circuit 10 applies a tuning voltage corresponding to the channel. , you can receive the first tuned broadcast signal. At this time, the memory control circuit is controlled by the signal discrimination circuit 11, and the data of the counter circuit 8 corresponding to the tuning voltage of the channel is stored in the memory circuit 6. Next, when the specific input operation is performed using the channel selection button 1 or remote control operation, the second broadcast selected is received in the same manner.

したがって、従来の装置では、信号判別回路11が無か
ったために、選局するごとに1晒次メモリ回路6に受信
チャンネルの同fJ’、A ′iFi圧に相当するカウ
ンタ回路8のデータを記憶していたため、現在受信して
いるチャンネルの直前に選局していたチャンネルが無信
号だった場合には、前記特定の入力操作を行なうと、無
信号チャンネルを受信してしまうという欠点があったが
、本発明によれば、前記の通り信号判別回路11により
メモリ制御回路5を制御することにより、現在受信して
いるチャンネルとその直前に受信していた放送信号のあ
るチャンネルを往復して交互に選局することが可能にな
る。
Therefore, since the conventional device does not have the signal discrimination circuit 11, the data of the counter circuit 8 corresponding to the fJ', A'iFi pressure of the receiving channel is stored in the memory circuit 6 every time a channel is selected. Therefore, if there was no signal on the channel that was selected immediately before the channel that was currently being received, there was a drawback that if you performed the above-mentioned specific input operation, you would receive the no-signal channel. According to the present invention, as described above, by controlling the memory control circuit 5 by the signal discrimination circuit 11, the currently received channel and the channel with the broadcast signal received immediately before are alternately switched back and forth. It becomes possible to select a station.

〔発明の効果〕〔Effect of the invention〕

以上述べたように本発明によれば、前記の通り特定の入
力操作があった場合に、現在受信しているチャンネルと
その直前に受信していたチャンネルを往復し、て交互に
選局可能な選局装置において、放送信号のあるチャンネ
ルだけを往復[7て交互に選局することが可能であり、
選局操作が容易になるという効果がある。
As described above, according to the present invention, when there is a specific input operation as described above, it is possible to alternately select the channel that is currently being received and the channel that was received immediately before. With a channel selection device, it is possible to alternately select only channels with broadcast signals in a round trip [7].
This has the effect of making the channel selection operation easier.

【図面の簡単な説明】[Brief explanation of drawings]

図は、本発明による避局装置の一実施例を示すブロック
図である。 5・・・メモリ制御回路 6・・・メモリ回路7・・・
クロック回路  8・・・カウンタ回路9・・・カウン
タ制御回路 10・・・同調電圧制御回路 11・・・信号判別回路 、パ°−
FIG. 1 is a block diagram showing an embodiment of an evacuated station device according to the present invention. 5...Memory control circuit 6...Memory circuit 7...
Clock circuit 8... Counter circuit 9... Counter control circuit 10... Tuning voltage control circuit 11... Signal discrimination circuit,

Claims (1)

【特許請求の範囲】[Claims] 基準周波数となるクロックパルスを計数するカウンタ回
路、選局時に受信チャンネルに相当する値で該カウンタ
回路の計数を停止させるためのカウンタ制御回路、該カ
ウンタ回路の出力により制御され受信チャンネルに相当
する同調電圧をチューナに印加する同調電圧制御回路、
選局時に前記カウンタ回路の出力をメモリ回路に記憶又
はメモリ回路から読み出すためのメモリ制御回路からな
り、特定の入力操作があつた場合に該メモリ回路のデー
タを読み出し、前記カウンタ回路の計数を制御すること
により現在受信しているチャンネルの直前に受信してい
たチャンネルが交互に選局可能な選局装置において、受
信チャンネルが無信号か放送信号かを判別するための信
号判別回路を設け、該信号判別回路の出力により、前記
メモリ制御回路を制御することにより、無信号のチャン
ネルを選局した場合には、前記カウンタ回路のデータを
前記メモリ回路に記憶せず、放送信号のあるチャンネル
を選局した場合だけ前記カウンタ回路のデータを前記メ
モリ回路に記憶し、前記特定の入力操作を行つた場合に
、現在受信しているチャンネルと、チャンネルを切替る
直前に受信していた放送信号のチャンネルを交互に選局
可能にしたことを特徴とする選局装置。
A counter circuit that counts clock pulses serving as a reference frequency, a counter control circuit that stops the counting of the counter circuit at a value corresponding to the receiving channel when tuning, and a tuning that is controlled by the output of the counter circuit and corresponds to the receiving channel. a tuned voltage control circuit that applies voltage to the tuner;
Consists of a memory control circuit for storing the output of the counter circuit in a memory circuit or reading it from the memory circuit when selecting a channel, and when a specific input operation is performed, the data of the memory circuit is read and the counting of the counter circuit is controlled. In a channel selection device that can alternately select the channel that was received immediately before the channel that is currently being received, a signal discrimination circuit is provided to determine whether the received channel is a no signal or a broadcast signal. By controlling the memory control circuit using the output of the signal discrimination circuit, when a channel with no signal is selected, the data of the counter circuit is not stored in the memory circuit, and a channel with a broadcast signal is selected. The data of the counter circuit is stored in the memory circuit only when the channel is switched, and when the specific input operation is performed, the channel of the currently received broadcast signal and the channel of the broadcast signal received immediately before switching channels are stored. A channel selection device characterized in that it is possible to select channels alternately.
JP22001785A 1985-10-04 1985-10-04 Channel selection device Granted JPS6281112A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22001785A JPS6281112A (en) 1985-10-04 1985-10-04 Channel selection device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22001785A JPS6281112A (en) 1985-10-04 1985-10-04 Channel selection device

Publications (2)

Publication Number Publication Date
JPS6281112A true JPS6281112A (en) 1987-04-14
JPH0558285B2 JPH0558285B2 (en) 1993-08-26

Family

ID=16744626

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22001785A Granted JPS6281112A (en) 1985-10-04 1985-10-04 Channel selection device

Country Status (1)

Country Link
JP (1) JPS6281112A (en)

Also Published As

Publication number Publication date
JPH0558285B2 (en) 1993-08-26

Similar Documents

Publication Publication Date Title
RU2060596C1 (en) Receiving device which is controlled by transmitter
US3949297A (en) Information signal transmitting system
KR950009210B1 (en) Time auto setting apparatus
KR950005064B1 (en) Circuit device for video recorder
US7482944B2 (en) Method and device for receiving sequential instructions
EP1209642A1 (en) Video recorder and process for its control
JPH09139987A5 (en)
JPH0558285B2 (en)
GB1562603A (en) Counter type remote control receiver including noise immunity system
US20060092322A1 (en) Audio signal delay apparatus and method
JPS6117433B2 (en)
JPS6322502B2 (en)
SU1145486A1 (en) Receiver for speed-error minimizing command signals
KR900010462Y1 (en) Transmit selecting control circuit of information signal using picture signal
KR950014334B1 (en) Channel information store method & apparatus in tv/hdtv
SU1622951A1 (en) Device for transceiving discrete data
JPH05219133A (en) Coded data reception circuit
KR940012380A (en) Reserved recording circuit of VRF and its method
JPS6117398B2 (en)
JPS6126868B2 (en)
KR970029340A (en) Video cassette recorder device with reserved recording function using TV
JPH0669236B2 (en) Remote control transmitter
JPS59147523A (en) Television receiver
JPS55163944A (en) Telephotography reception control system
JPS5816946U (en) Audio signal selection circuit

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees