JPS6284679A - Synchronizing signal generator for video printer - Google Patents
Synchronizing signal generator for video printerInfo
- Publication number
- JPS6284679A JPS6284679A JP60223617A JP22361785A JPS6284679A JP S6284679 A JPS6284679 A JP S6284679A JP 60223617 A JP60223617 A JP 60223617A JP 22361785 A JP22361785 A JP 22361785A JP S6284679 A JPS6284679 A JP S6284679A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- pulse
- frequency
- output
- oscillation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Television Signal Processing For Recording (AREA)
Abstract
Description
【発明の詳細な説明】
〔発明の利用分野〕
本発明は、テレビジョン信号を王な入力信号として静止
画面出力やプリント画出力が得られるビデオプリンタに
係り、特に信号処理に好適な信号発生装置に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a video printer that can output a still screen or print image using a television signal as a main input signal, and particularly relates to a signal generating device suitable for signal processing. Regarding.
従来テレビジョン信号の発生装置は放送局で使用される
もの以外に、現在では家庭用ビデオカメラ内に5ync
Signal Generator (以下SSGと
称す)ICとして採用されている。−例として1机下半
導体データブック第7編、ディジタルIC“260〜2
65ページに記載のIC,MN6064Rをあげること
ができる。In addition to the conventional television signal generators used in broadcasting stations, there are currently 5sync generators in home video cameras.
It has been adopted as a Signal Generator (hereinafter referred to as SSG) IC. - For example, 1 desk semiconductor data book 7th edition, digital IC “260~2
The IC described on page 65, MN6064R, can be mentioned.
上記ICでは、出力の水平周期パルス、垂直周期パルス
、各々の出力は、リセット端子により各々リセットする
ことができ外部信号と同期化することが可能である。た
だし、上記二種のパルスはIC外付けの4倍のfsc
(fscはカラ−サブキャリア周波数)σ)固有振動周
波数を持つ水晶発振子の発振出力を分周しデコードして
発生しているため、リセット端子を利用してリセットを
かけると4倍のfsc 1周期(1クロツク)分に相当
するジッタが発生する。In the above IC, each output of the horizontal periodic pulse and the vertical periodic pulse can be reset by a reset terminal, and can be synchronized with an external signal. However, the above two types of pulses have an fsc that is 4 times that of the external IC.
(fsc is the color subcarrier frequency) σ) Since it is generated by dividing and decoding the oscillation output of a crystal oscillator with a natural oscillation frequency, if you reset it using the reset terminal, the fsc 1 will increase by four times. Jitter corresponding to one cycle (one clock) occurs.
そこで、ビデオプリンタでは、入力画像の記録時には入
力信号より分離した同期信号を、再生時にはプリンタ内
部で発生した同期信号を切換えて使用することによりジ
ッタを防止する。Therefore, video printers prevent jitter by switching between using a synchronization signal separated from the input signal when recording an input image and a synchronization signal generated inside the printer during playback.
しかし、この際に入力信号より分離される同期信号のパ
ルス幅が一定でないため、モニタ画面上で入力信号の映
像位置と、再生信号の映像水平位置がrれるという問題
があった。However, at this time, since the pulse width of the synchronizing signal separated from the input signal is not constant, there is a problem that the video position of the input signal and the video horizontal position of the reproduced signal are misaligned on the monitor screen.
本発明の目的は、ジッタがなくまた画像位置ずれもない
ビデオプリンタ用同期信号発生装置を提供することにあ
る。SUMMARY OF THE INVENTION An object of the present invention is to provide a synchronization signal generation device for a video printer that is free from jitter and image position shift.
〔問題点を解決するための手段〕
上記目的は、ジッタ発生防止のために設けられた記録時
と再生時の水平同期信号を切換える切換スイッチの後に
、上記切換スイッチによりて選択された同期信号に同期
して一定幅のパルスを発生するパルス幅設定回路を設け
ることにより達成される。[Means for solving the problem] The above purpose is to switch the horizontal synchronization signal selected by the changeover switch after the changeover switch for changing the horizontal synchronization signal during recording and playback, which is provided to prevent the occurrence of jitter. This is achieved by providing a pulse width setting circuit that synchronously generates pulses of a constant width.
パルス幅設定回路(マ、記録時には切換スイッチによっ
て選択された入力信号より分離した水平同期信号に同期
した一定幅のパルスを出力し。Pulse width setting circuit (Ma, during recording, outputs a constant width pulse synchronized with the horizontal synchronization signal separated from the input signal selected by the changeover switch.
再生時には切換スイッチによって選択されたビデオプリ
ンタ内部の水平同期信号に同期した一定幅のパルスを出
力するので、記録時と再生時の水平同期信号のパルス幅
が同じになるので。During playback, a constant width pulse is output in synchronization with the horizontal synchronization signal inside the video printer selected by the changeover switch, so the pulse width of the horizontal synchronization signal during recording and playback is the same.
入力画像と再生画像の水平位置ずれが発生することがな
い。No horizontal positional deviation occurs between the input image and the reproduced image.
以下、本発明の一実施例を第1〜3図を用いて説明する
。Hereinafter, one embodiment of the present invention will be described using FIGS. 1 to 3.
第1図は本発明のビデオプリンタのブロック図である。FIG. 1 is a block diagram of a video printer of the present invention.
1はビデオ信号の入力端子、2は入力信号処理回路、3
はA/D(アナログ・デジタル)変換器、4はl(、A
M(ランダム・アクセスメモリ)等で構成されるメモリ
装置、5はD/A(デジタル拳アナログ)変換器、6は
出力信号処理回路、7は再生信号の出力端子、8は同期
分離回路、9はスイッチ(swB)、toは記録再生切
換信号入力端子、11は水平同期信号切換用スイッチ(
SWA)、12はパルス幅設定回路、13は発条停止開
始制御可能な電圧制御型発振器(VCO)、14はVC
O出力用のカウンタ、15はvCO出力からfh周期の
パルスを生成するデコーダ、16は位相比較器(P、D
)、17はローパスフィルタ(L、1)、F )、 1
8は水晶発振子式発振器、19はリセッIcよる外部同
期可能なカウンタ、20は水平周期パルスを生成するデ
コーダ、21はモニタテレビ用の同期信号用デコーダ、
22は同期信号の出力端子である。1 is a video signal input terminal, 2 is an input signal processing circuit, 3
is an A/D (analog-to-digital) converter, and 4 is l(, A
5 is a D/A (digital to analog) converter; 6 is an output signal processing circuit; 7 is an output terminal for a reproduction signal; 8 is a synchronization separation circuit; 9 is the switch (swB), to is the recording/playback switching signal input terminal, and 11 is the horizontal synchronization signal switching switch (
SWA), 12 is a pulse width setting circuit, 13 is a voltage controlled oscillator (VCO) that can control the start and stop of firing, and 14 is a VC
A counter for O output, 15 a decoder that generates fh period pulses from the vCO output, 16 a phase comparator (P, D
), 17 is a low-pass filter (L, 1), F ), 1
8 is a crystal oscillator type oscillator, 19 is a counter that can be externally synchronized with a reset IC, 20 is a decoder that generates horizontal periodic pulses, 21 is a decoder for synchronizing signals for monitor television,
22 is a synchronization signal output terminal.
まず記録時の動作について説明する。First, the operation during recording will be explained.
記録時VC(ま、図中のスイッチ8WA11と5WB9
は両方とも記録、再生切換入力端子10の信号によりa
側に切換っているっ入力端子1に入力されたビデオ信号
は入力信号処理回路2により映像信号だけになりA/D
(アナログ・デジタル)変換器3を通りメモリ4に記憶
される。VC during recording (well, switches 8WA11 and 5WB9 in the diagram
are both a by the signal of the recording/playback switching input terminal 10.
When switching to the A/D side, the video signal input to the input terminal 1 is converted into only a video signal by the input signal processing circuit 2.
It passes through an (analog-to-digital) converter 3 and is stored in a memory 4.
また、入力端子1に入力された信号から同期分離回路8
によりテレビジョン信号の水平周期fHの水平同期信号
a ; B/ (以下、f(D aと称す)を得、記録
再生時の水平同期イぽ号切換スイッチ5WAIIの54
− AIE Kよりパルス幅設定回路12に入力される
。パルス幅設定回路120HD a IfC同期した出
力信号12′により電圧制御発振器13(以下、VCO
と称す)が発振を開始しVCO13の出力がクロックパ
ルスとしてA/D変換器3やメモリコントロール回路2
5に加えられる。このクロックは、l−(D aとジッ
ダの発生がなく同期し、かつ周波数的に安定である必要
があるためVCO13の発振をf!x周期のHDaパル
スと同期したH D 12’で一担停止させ再度発振を
開始させることによりHDaとfH同周期同期したジッ
タのない発振出力を得ることができる。また発振周波e
は1発振器18で発生する4倍のfsc (fscはカ
ラーサブキャリア周波数)からスイッチ8WBの接続に
よりHDaに同期したカウンタ19、HDbデコーダ2
0によって生成したfH周期の基eパルスと、VCO1
3の出力からカウンタ14、デコーダ15によって生成
したパルスとを位相比戟器(以下P、Dと称す)16で
位相比較し、周波数誤差な検出し誤差出力をローパスフ
ィルタ(以下り、P、Fと称す)17で処理しvC01
3の発振周波数を制御する構成のいわゆるP。In addition, the synchronization separation circuit 8
As a result, a horizontal synchronization signal a;B/ (hereinafter referred to as f(Da)) of the horizontal period fH of the television signal is obtained, and the horizontal synchronization signal changeover switch 5WAII 54 during recording and reproduction is obtained.
- Input from AIE K to pulse width setting circuit 12. Pulse width setting circuit 120HD a Voltage controlled oscillator 13 (hereinafter referred to as VCO) by IfC synchronized output signal 12'
) starts oscillating, and the output of the VCO 13 is sent to the A/D converter 3 and memory control circuit 2 as a clock pulse.
Added to 5. Since this clock needs to be synchronized with l-(Da without the occurrence of jitter and stable in terms of frequency, the oscillation of VCO 13 is performed by HD 12' which is synchronized with the HDa pulse of f!x period. By stopping the oscillation and starting the oscillation again, it is possible to obtain a jitter-free oscillation output that is synchronized with the same period as HDa and fH.
1 oscillator 18 (fsc is the color subcarrier frequency), the counter 19 and HDb decoder 2 are synchronized with HDa by connecting the switch 8WB.
The basic e pulse of fH period generated by VCO1
A phase compensator (hereinafter referred to as P and D) 16 compares the phase of the output of 3 with the pulse generated by a counter 14 and a decoder 15, detects a frequency error, and passes the error output to a low-pass filter (hereinafter referred to as P and F). vC01
The so-called P has a configuration that controls the oscillation frequency of 3.
L 、 L (Phase Loclced Loop
)で1周波数安定化を行う。不発明ではこのVCO1
3の出力をクロックとして用いるのでメモリ4には、ジ
ッタがない11号が肥厚される。クロック周波数として
は3倍のfscなとが良く使われるが、本実施例ではP
、 L 、 Lの設計により任意の周波数を用いるこ
とができる。L, L (Phase Locked Loop
) performs one frequency stabilization. In non-invention, this VCO1
Since the output of No. 3 is used as a clock, the memory No. 11, which has no jitter, is thickened in the memory 4. As the clock frequency, 3 times fsc is often used, but in this example, P
, L, and any frequency can be used depending on the design of L.
次に、再生時の動作について説明する。Next, the operation during playback will be explained.
記、禄再生入力端子10の信−号により8WA11とS
WB 9ハb’il!に9UILbo スルトVC01
3G;!8WAIIの接続により14 D bデコーダ
20より発生したfH周期のパルスHDbを基準として
発振停止、再開の動作を行いl’、L、Lも記録時にH
Da B/を基準としたのと同様な動作なHD b 2
0’を基準Vこして行い、今度はi(D b 20’に
同期し、かつ周波数女足なりロックを発生する。これに
より記鱈画はメモリ4より読み出されD/A (デジタ
ル・アナログ)変換器5、出力信号処理6を経て出力端
子7に出力される。モニタ受像機用の同期18gは、発
振器18の出力を基準とし°Cカウンタ19.デコーダ
21vcより生成され出力端子22に出力されると同時
に出力端子7の出力にも合成される。またプリント画を
得るための信−号は、プリントヘッド駆動回路23によ
り出力端子24に出力ざイする。8WA11 and S by the signal of the Roku playback input terminal 10.
WB 9 ha b'il! 9UILbo Surtur VC01
3G;! When 8WAII is connected, oscillation is stopped and restarted based on the fH cycle pulse HDb generated by the 14D b decoder 20, and l', L, and L are also set to H at the time of recording.
HD b 2 with the same operation as that based on Da B/
0' as the reference V, and this time synchronizes with i (D b 20' and generates a frequency lock. As a result, the recorded cod picture is read out from the memory 4 and D/A (digital/analog) It is output to the output terminal 7 after passing through the converter 5 and the output signal processing 6.The synchronization signal 18g for the monitor receiver is generated from the °C counter 19 and the decoder 21vc using the output of the oscillator 18 as a reference, and is output to the output terminal 22. At the same time, it is also combined with the output of the output terminal 7. Further, a signal for obtaining a print image is outputted to the output terminal 24 by the print head drive circuit 23.
ここで、記録時と再生時VC岡−のパルス幅設定回路1
2ニよりHD a 8’とHD b 20’のパルス幅
を同一にしているために人力18号1′と再生信号7′
のモニタ画面上Cり水平位置ずれを防止することが−C
さる。これケ第2図を用いて説明する。Here, the pulse width setting circuit 1 of VC Oka during recording and reproduction.
Since the pulse widths of HD a 8' and HD b 20' are the same from 2D, human power No. 18 1' and reproduction signal 7'
It is possible to prevent horizontal positional deviation on the monitor screen of -C.
Monkey. This will be explained using FIG.
1は入力信号の波形図、8′は同期分離回路出力dDa
o)(H形図、12′は波形出力回路出力HDり波形図
、13’、13“はクロック波形図、26は入力信号の
うち記録される部分の波形図、6′は水平位置ずれして
再生された再生波形χ示す。1 is the waveform diagram of the input signal, 8' is the synchronous separation circuit output dDa
o) (H-shaped diagram, 12' is the waveform output circuit output HD waveform diagram, 13', 13'' is the clock waveform diagram, 26 is the waveform diagram of the recorded part of the input signal, 6' is the horizontal position shift The reproduced waveform χ is shown.
入力端子10入力波形1′からHD a 8’を同期分
離しパルス1llIi+設定回路12に加え出力として
人力成形の立ち下りに同期しパルス幅設定回路12で定
蒙る−足りパルス幅を持ったH l) 12’を得ろO
齢fi Qノように11D工21の立ち上りからVC(
J13が発振を開始しクロック13′を得、メモリコン
トロール25”’(:’は、クロックのpJ:i!″目
からM番目丈でQりA/i)K換器3の出力をメモリ4
に記録すイ)ためメモリ4には入力信号1′の一部の記
録波形26か記録される。HD a 8' is synchronously separated from the input waveform 1' at input terminal 10, and added to the pulse 1llIi + setting circuit 12, and as an output, synchronized with the falling edge of the manual shaping and fixed by the pulse width setting circuit 12 - H l with sufficient pulse width. ) Get 12'O
VC (
J13 starts oscillating and obtains the clock 13', and the memory control 25"'(:' is the Mth length from the pJ:i!" of the clock).The output of the K converter 3 is transferred to the memory 4.
In order to record the input signal 1', a recording waveform 26 of a part of the input signal 1' is recorded in the memory 4.
次にこれを再生ずるの((再生時用の)l D b20
’tそりまま用いた場OVCついてみるとVCO134
ま、fi 1) b 20’の立上りから発振を開始し
メモリコントロール
ングfJ上らM 、jp.、I目ま゛ごメモリ4VこL
己曲された信号を44/i.するため人力(fi号1’
rc対しfi・生信号6′の水平位置がずイ1oてし
まっっこV〕すれは,記録時と再生時に異ったパルス幅
を持つ信号でvCO13の発振停止、再開を制御したた
めに生ずる。Next, play this ((for playback) l D b20
'If you use it as is, the OVC will be VCO134.
Well, fi 1) The oscillation starts from the rising edge of b20' and the memory controlling fJ is activated. ,I eye memory 4V
The self-bent signal is 44/i. Human power (FI No. 1')
The horizontal position of the fi/raw signal 6' with respect to rc is erroneous (1o, 1o, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, , , , , , , , , , , , , , , , , , , , , , , , ,, , , , , , , , , , , , , , , , , s d is being recorded, however, the horizontal position of the fi/raw signal 6 ′ is misaligned with respect to rc, and the oscillation stop and restart of the vCO 13 is controlled by signals having different pulse widths during recording and playback).
これを防止するために、本発明で(ま記録時のHD a
8’と再生時のH D b 20’の切換スイッチS
WAllの後にパルス幅設定回路12を設け、記録時と
再生時でパルス幅が変わるのを防止している。In order to prevent this, the present invention (or HD a during recording)
8' and HDb 20' selector switch S during playback
A pulse width setting circuit 12 is provided after WAll to prevent the pulse width from changing between recording and reproduction.
これにより入力信号1′から分離されたH D a 8
’のパルス幅が入力信号により変化しても,モニタ受像
機上の画像水平位置を入力信号と再生信号で一致させる
ことができる。As a result, HD a 8 separated from input signal 1'
Even if the pulse width of ' changes depending on the input signal, the horizontal position of the image on the monitor receiver can be matched between the input signal and the reproduced signal.
第3図にモニタ受像機上の水平位置すれの様子を示す。FIG. 3 shows how the horizontal position on the monitor receiver shifts.
27は入力信号のモニタ画例, 28.29は水平位
置ずれを起こした再生画のモニタ画例、30は水平位置
ずれのない再生画モニタ画例である。画像の水平位置が
ずれた場合、入力モニタ画27に対しモニタ画28 、
29のようなモニタ画面となるが、本発明を用いれば
モニタ画30のように入力モニタ画27と比べ一位置す
れのない再生画を得ることができる。27 is an example of a monitor image of an input signal, 28 and 29 are examples of a monitor image of a reproduced image with a horizontal position shift, and 30 is an example of a monitor image of a reproduced image without a horizontal position shift. If the horizontal position of the image shifts, the monitor image 28 will be different from the input monitor image 27,
However, if the present invention is used, it is possible to obtain a reproduced image such as a monitor image 30 that is not shifted by one position compared to the input monitor image 27.
なお、本発明に用いるスイッチSWAII, SWB9
は、一般のメカニカル接点のスイッチでも、近年多用さ
れる半導体スイッチでも良く、またパルス幅設定回路1
212.公知のワンショット・マルチバイブレータなど
で構成できる0〔発明Q)効果〕
本発明によれば、ビデオプリンタでテレビジョン信号を
メモリに薔き込み、読み出してモニタ画面に再生する際
、入力信号と再生信号とのモニタ画面上での位置ずれが
生じず、特にモニタ画面への出力を記録・再生の動作と
同期して切換える場合などに画像表示位置が急罠動くこ
とのない高品位の再生画表示が可能である。Note that the switches SWAII and SWB9 used in the present invention
The pulse width setting circuit 1 may be a general mechanical contact switch or a semiconductor switch that has been frequently used in recent years.
212. 0 [Invention Q) Effect] According to the present invention, when a video printer stores a television signal in a memory, reads it out, and reproduces it on a monitor screen, the input signal and the reproduction High-quality playback image display that does not cause positional deviation from the signal on the monitor screen, and the image display position does not suddenly move, especially when switching the output to the monitor screen in synchronization with recording/playback operations. is possible.
第11凶は本発明の一実施例を示すブロック図。
第2図は本発明の詳細な説明するための波形図第3図は
本発明の効果を示すモニタ画面の一例である。
11・・・記録・再生時の水平同期信号用切換スイッチ
、(SWA)
第1図
第3図The eleventh figure is a block diagram showing one embodiment of the present invention. FIG. 2 is a waveform diagram for explaining the present invention in detail. FIG. 3 is an example of a monitor screen showing the effects of the present invention. 11...Horizontal synchronization signal selection switch during recording/playback, (SWA) Fig. 1 Fig. 3
Claims (1)
メモリにデジタル信号として記憶する手段と、上記メモ
リに記憶した信号をプリント画出力する手段と、モニタ
画面上に再生する手段を有し、該入力信号からfH(f
Hはテレビジョンの水平周期周波数)周期の信号を得る
手段と、安定な発振周波数で発振する発振器の出力から
fH周期の信号を発生する手段とを有し、メモリへの記
憶時と再生時とで上記二種のfH周期の信号を選択する
手段を有するビデオプリンタ装置で、選択されたfH周
期の信号を一定幅を有するfH周期のパルスにする手段
を設け、このfH周期のパルスでA/D変換器用クロッ
クパルス用発振器の発振停止、発振開始を制御するよう
に構成したことを特徴とするビデオ・プリンタ用同期信
号発生装置。It has a means for taking a video signal as an input signal, A/D converting the input signal and storing it in a memory as a digital signal, a means for outputting the signal stored in the memory as a print image, and a means for reproducing it on a monitor screen. , fH(f
H has means for obtaining a signal with a period (horizontal periodic frequency of the television), and means for generating a signal with a period of fH from the output of an oscillator that oscillates at a stable oscillation frequency. In the video printer device having means for selecting the above two types of fH cycle signals, means is provided to convert the selected fH cycle signal into an fH cycle pulse having a constant width, and this fH cycle pulse is used for A/ A synchronizing signal generator for a video printer, characterized in that it is configured to control oscillation stop and oscillation start of a clock pulse oscillator for a D converter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60223617A JPH0746851B2 (en) | 1985-10-09 | 1985-10-09 | Sync signal generator for video printer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60223617A JPH0746851B2 (en) | 1985-10-09 | 1985-10-09 | Sync signal generator for video printer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6284679A true JPS6284679A (en) | 1987-04-18 |
| JPH0746851B2 JPH0746851B2 (en) | 1995-05-17 |
Family
ID=16801007
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60223617A Expired - Lifetime JPH0746851B2 (en) | 1985-10-09 | 1985-10-09 | Sync signal generator for video printer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0746851B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02298179A (en) * | 1989-05-11 | 1990-12-10 | Mitsubishi Electric Corp | Video printer |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5534688A (en) * | 1978-09-05 | 1980-03-11 | Ishikawajima Harima Heavy Ind Co Ltd | Descaling method for hot rolled steel strip |
| JPS5834688A (en) * | 1981-08-25 | 1983-03-01 | Sony Corp | Time axis compensation device |
| JPS6053387A (en) * | 1983-09-02 | 1985-03-27 | Hitachi Ltd | image file device |
-
1985
- 1985-10-09 JP JP60223617A patent/JPH0746851B2/en not_active Expired - Lifetime
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5534688A (en) * | 1978-09-05 | 1980-03-11 | Ishikawajima Harima Heavy Ind Co Ltd | Descaling method for hot rolled steel strip |
| JPS5834688A (en) * | 1981-08-25 | 1983-03-01 | Sony Corp | Time axis compensation device |
| JPS6053387A (en) * | 1983-09-02 | 1985-03-27 | Hitachi Ltd | image file device |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02298179A (en) * | 1989-05-11 | 1990-12-10 | Mitsubishi Electric Corp | Video printer |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0746851B2 (en) | 1995-05-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5999226A (en) | Dual-screen apparatus capable of preventing jitter and screen cutoff | |
| JPS6284679A (en) | Synchronizing signal generator for video printer | |
| JPH0220183A (en) | Scanning line converting device | |
| KR950002666B1 (en) | Apparatus for display character data | |
| JPH01132285A (en) | Picture memory control device | |
| JP3129866B2 (en) | Aspect ratio converter | |
| JP2711142B2 (en) | Time expansion circuit | |
| JP2884643B2 (en) | Phase synchronous clock generator | |
| JP2687484B2 (en) | Automatic frequency control circuit | |
| JPH05207413A (en) | Processor for video signal | |
| JP2568932B2 (en) | Video processing device | |
| JPH06302109A (en) | Recording / playback device | |
| JP3019310B2 (en) | Automatic frequency control circuit | |
| JPS6356083A (en) | Video signal recording and reproducing device | |
| KR940006717Y1 (en) | VTR video signal writing and reading circuit | |
| JPS6284670A (en) | Synchronous signal generator for video printer | |
| JPS6161755B2 (en) | ||
| JPH02298179A (en) | Video printer | |
| JPH08223444A (en) | External synchronization method for television receiver or the like | |
| JPH0568182A (en) | Video signal sampling clock generator | |
| JPH01303884A (en) | Horizontal afc circuit | |
| JPH06334892A (en) | CCTV camera | |
| JPS637078B2 (en) | ||
| JPH0773368B2 (en) | Time base collector | |
| JPS63174497A (en) | Synchronizing signal generation circuit for color decoder |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |