JPS628553Y2 - - Google Patents

Info

Publication number
JPS628553Y2
JPS628553Y2 JP16238580U JP16238580U JPS628553Y2 JP S628553 Y2 JPS628553 Y2 JP S628553Y2 JP 16238580 U JP16238580 U JP 16238580U JP 16238580 U JP16238580 U JP 16238580U JP S628553 Y2 JPS628553 Y2 JP S628553Y2
Authority
JP
Japan
Prior art keywords
circuit board
circuit
step motor
battery
close
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16238580U
Other languages
Japanese (ja)
Other versions
JPS5682582U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP16238580U priority Critical patent/JPS628553Y2/ja
Publication of JPS5682582U publication Critical patent/JPS5682582U/ja
Application granted granted Critical
Publication of JPS628553Y2 publication Critical patent/JPS628553Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Electric Clocks (AREA)
  • Electromechanical Clocks (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

【考案の詳細な説明】 本考案は、半導体集積回路の新しい実装技術を
応用した改良された電子時計の新規な回路構造に
関する。
[Detailed Description of the Invention] The present invention relates to a novel circuit structure of an improved electronic timepiece that applies a new mounting technology for semiconductor integrated circuits.

従来、半導体集積回路1は第1図イ及びロに示
す如く、半導体チツプにリード2を種々の方法で
ボンデイングしこれをエポキシ樹脂等でモールド
したもの、あるいはセラミツクで作られた外枠に
よりパツケージされたものとして完成されてい
る。このため、他の機能ブロツクとの接続には、
別個に該他機能ブロツクとの接続を容易とする配
線パターン4を有する回路取付けようの基板3を
設けて、これに前述の集積回路1のリード2をハ
ンダ付け等によりボンデイングする。こうして完
成した回路ブロツクを第2図に示す。
Conventionally, a semiconductor integrated circuit 1 has been packaged with leads 2 bonded to a semiconductor chip using various methods and then molded with epoxy resin, or with an outer frame made of ceramic, as shown in FIGS. 1A and 1B. It has been completed as a gift. Therefore, for connection with other functional blocks,
A circuit mounting board 3 having a wiring pattern 4 that facilitates connection with other functional blocks is separately provided, and the leads 2 of the integrated circuit 1 described above are bonded to this by soldering or the like. The circuit block thus completed is shown in FIG.

上記従来の構造では、ボンデイング個所は、半
導体チツプとリードとの間、そのリードと基板上
の配線パターンとの間に存在することとなり、ボ
ンデイングコストが上がり、工程も複雑になり、
従つて歩留りも低下する。またボンデイング個所
の多いことは回路ブロツクの信頼性をも低下させ
る。工作上から基板3の配線パターン4の端子の
間隔の最小限度がきまつているため集積回路のリ
ード2の曲げ加工を行う必要も生じる(第2
図)。
In the conventional structure described above, bonding points exist between the semiconductor chip and the leads, and between the leads and the wiring pattern on the substrate, which increases the bonding cost and complicates the process.
Therefore, the yield also decreases. Furthermore, the large number of bonding points also reduces the reliability of the circuit block. Because the minimum spacing between the terminals of the wiring pattern 4 on the board 3 is set from a manufacturing standpoint, it is also necessary to bend the leads 2 of the integrated circuit (second
figure).

ハンダによるボンデイングでは、特に熱による
ICチツプの破壊が問題となる。また従来、時
計、殊に腕時計のムーブメントの一部としての基
板の形状や、その上の配線パターンについての配
慮も不十分だつたので、基板は大型で、回路構造
は厚く複雑であつた。本考案は新しい実装技術を
応用することによつて上記欠点を除去し、コスト
が安く、信頼性が高く、小型な基板を用いた回路
構造を提供するものである。以下図面により本考
案を説明する。
Bonding with solder is particularly sensitive to heat.
Destruction of the IC chip becomes a problem. Furthermore, in the past, insufficient consideration was given to the shape of the substrate as part of the movement of watches, especially wristwatches, and the wiring pattern on it, resulting in large substrates and thick and complex circuit structures. The present invention eliminates the above-mentioned drawbacks by applying a new mounting technology, and provides a circuit structure using a low-cost, highly reliable, and compact substrate. The present invention will be explained below with reference to the drawings.

第3図及び第4図は本考案の実施例の説明図で
あり、11は回路基板、この実施例ではポリイミ
ドフイルムであり、これには銅箔を接着し、他機
能ブロツク又は素子との接続ができる配線パター
ン12をホトエツチングによつて形成している。
本実施例は水晶腕時計の回路ブロツクの一例であ
り、回路基板の形状は、腕時計ムーブメントの外
形に沿う円弧状部分11c、水晶振動子13の外
形に沿う切欠き部分11d、ボタン型電池(図示
しないが、従来の電池時計同様回路台17の小円
弧部17eに側面が接するように置かれる)に近
接する部分11e、ステツプモーターに近接する
部分11f、後2者を結ぶ部分11gにより囲ま
れ、第3図ロ上で上下の方向を大略その長手方向
とする形状を有している。本考案で採用した新実
装法においては回路基板を採取するポリイミド板
は第3図イに示す如く、35mm巾の写真用フイルム
と同寸法で両側にパーフオレーシヨン穴のあいた
長尺テープを用いるが、回路基板11の採取方向
は、その長手方向がポリイミドテープの巾方向と
一致するようにされる。前記配線パターン上の各
端子は、発振回路及びモーター駆動回路の一部と
分周回路の全部を含む集積回路13と他の素子及
び機能ブロツクを直接接続するためのものであ
る。12aは、電池電源(図示せず)の陽極側と
接続される端子、12bは、電源の陰極側と接続
される端子、12c,12dは、ステツプモータ
ー駆動コイルに接続される端子、12eは、時計
ケース外部のボタンによつて操作されるスイツチ
(図示せず)と接続されている分周回路リセツト
のための端子、12fは第3図に想像線で示す抵
抗14と接続される端子、12hは集積回路チツ
プには直接接続されない配線パターンであるが直
接ボンデイングされる配線パターンと同一工程で
同じ基板上に作り込まれたものであつて、その一
端は抵抗14の、他端は水晶振動子15(第3図
に想像線で示す)の、それぞれ集積回路に接続さ
れない側の端子と接続される配線12gは、水晶
振動子15と接続する端子である。それぞれの端
子は、各機能ブロツク、素子等と近接する回路基
板の周縁部において、これらと接続容易なごとく
配置が工夫されている。この実施例で各機能ブロ
ツク、機能素子とは、ステツプモーター、抵抗1
4、水晶振動子15、電源、リセツトスイツチ等
をいう。
3 and 4 are explanatory diagrams of an embodiment of the present invention. Reference numeral 11 is a circuit board, which is a polyimide film in this embodiment. Copper foil is bonded to this and connections with other functional blocks or elements are made. The wiring pattern 12 is formed by photo-etching.
This embodiment is an example of a circuit block for a quartz wristwatch, and the shape of the circuit board includes a circular arc portion 11c that follows the outer shape of the wristwatch movement, a cutout portion 11d that follows the outer shape of the crystal oscillator 13, and a button-type battery (not shown). is placed so that its side surface is in contact with the small circular arc portion 17e of the circuit board 17 (similar to a conventional battery watch), a portion 11f adjacent to the step motor, and a portion 11g connecting the latter two. It has a shape whose longitudinal direction is approximately the vertical direction in FIG. 3B. In the new mounting method adopted in this invention, the polyimide board from which the circuit board is taken is a long tape with perforation holes on both sides, the same size as a 35 mm wide photographic film, as shown in Figure 3A. The direction in which the circuit board 11 is collected is such that its longitudinal direction coincides with the width direction of the polyimide tape. Each terminal on the wiring pattern is for directly connecting the integrated circuit 13, which includes the oscillation circuit, part of the motor drive circuit, and all of the frequency dividing circuit, to other elements and functional blocks. 12a is a terminal connected to the anode side of a battery power source (not shown); 12b is a terminal connected to the cathode side of the power source; 12c and 12d are terminals connected to the step motor drive coil; 12e is a terminal connected to the cathode side of the power source; Terminal 12f is a terminal connected to a switch (not shown) operated by a button on the outside of the watch case for resetting the frequency divider circuit. 12f is a terminal connected to the resistor 14 shown in phantom lines in FIG. 3. 12h is a wiring pattern that is not directly connected to the integrated circuit chip, but is fabricated on the same substrate in the same process as the wiring pattern that is directly bonded, one end of which has a resistor 14, and the other end of which has a crystal resonator 15 (shown by imaginary lines in FIG. 3), wires 12g connected to terminals on the side not connected to the integrated circuit are terminals connected to the crystal resonator 15. The respective terminals are arranged at the periphery of the circuit board adjacent to each functional block, element, etc. so as to be easily connected to them. In this embodiment, each functional block and functional element is a step motor, a resistor, and a resistor.
4. Refers to the crystal oscillator 15, power supply, reset switch, etc.

またステツプモーター用配線の端子12c,1
2dは止ネジ穴11hの両脇に近接配置されてい
るが、この配置は1個の止ネジ(図示せず)を締
めることによつて、2つの端子を同時にステツプ
モーター側端子に圧接することができるので便利
であり、スペース及び部品点数削減、組立工数の
削減ができる。またリセツト端子12eはボタン
電池の近辺でかつ腕時計の中心に近く、かつ輪列
の存在する中央部を僅かに避けて配置されている
が、この配置は回路基板側から見ても無理がな
く、無駄な突起を作つてポリイミドテープから基
板の採取個数を減少させることを極力少くしてい
る。
Also, the terminals 12c and 1 of the wiring for the step motor
2d are arranged close to both sides of the set screw hole 11h, but this arrangement allows the two terminals to be pressed into contact with the step motor side terminal at the same time by tightening one set screw (not shown). It is convenient because it allows for a reduction in space, number of parts, and assembly man-hours. In addition, the reset terminal 12e is placed near the button battery and near the center of the wristwatch, slightly avoiding the center where the wheel train is located, but this placement is reasonable when viewed from the circuit board side. The number of substrates to be collected from the polyimide tape is minimized by creating unnecessary protrusions.

集積回路13は、半導体チツプ16を、前述の
ポリイミドフイルム11上の配線パターン12に
直接ボンデイングし、これを一体にエポキシ樹脂
等によりモールドすることによつて構成されてい
る。
The integrated circuit 13 is constructed by bonding a semiconductor chip 16 directly to the wiring pattern 12 on the polyimide film 11 described above, and molding this together with epoxy resin or the like.

集積回路13と配線パターン12とを一体に支
持したポリイミドフイルム11は、第4図に示す
ごとく本実施例においては、ジアレールフタレー
ト等の熱硬化性樹脂からなる回路台17に圧入植
設したピン17aにハンダ付けによつて固着され
る。この回路台17はネジにより時計ムーブメン
トの一部を構成する地板に止められて時計に組み
込まれる。第3図では、回路台17を想像線で示
している。
As shown in FIG. 4, in this embodiment, the polyimide film 11 that integrally supports the integrated circuit 13 and the wiring pattern 12 is made of pins pressed into a circuit board 17 made of a thermosetting resin such as diaryl phthalate. 17a by soldering. This circuit board 17 is fixed to a main plate, which forms part of a clock movement, with screws and is incorporated into a clock. In FIG. 3, the circuit board 17 is shown with imaginary lines.

次に本実施例の製造工程につき説明する。まず
第3図において長尺のポリイミドフイルム11に
両側のスプロケツト孔11b、中央のチツプマウ
ント孔11a等をプレス抜きし、その上に薄い銅
箔を積層接着し、ホトエツチングにより配線パタ
ーン12を形成する。
Next, the manufacturing process of this example will be explained. First, in FIG. 3, sprocket holes 11b on both sides and a chip mount hole 11a in the center are punched out in a long polyimide film 11, a thin copper foil is laminated and bonded thereon, and a wiring pattern 12 is formed by photo-etching.

中央のチツプマウント孔11a上の銅箔を曲げ
加工した後、前記銅箔先端部にチツプ16を直接
ボンデイングし、更にチツプ部をエポキシ樹脂等
でモールドする。このポリイミドフイルム11か
ら第3図ロの形状に必要部分は打ち抜かれる(第
3図イで想像線にて示す)。
After bending the copper foil over the central chip mounting hole 11a, the chip 16 is directly bonded to the tip of the copper foil, and the chip portion is then molded with epoxy resin, etc. The necessary portion of the polyimide film 11 is punched out into the shape shown in Fig. 3B (shown by imaginary lines in Fig. 3A).

尚、集積回路チツプ13は、図示のようにその
2辺がほゞ回路基板11の長手方向に沿うよう
に、かつ直接ボンデイング部分は他の2辺に集中
するように配置される。こうすることによつて、
各配線パターンはほゞ回路基板の長手方向に自然
に並び、干余曲折を少なくするので回路基板の形
状を細くかつコンパクトにする。また各配線の端
部は前述の回路基板の採取方向を考慮すると、自
然にポリイミドテープの両縁部に並ぶことになる
が、これはテープ上で集積回路を多数連続実装
し、回路基板の外形打抜前に各種の機能テストを
行うに当り、検査機の端子との接触機構が楽にな
る。
As shown in the figure, the integrated circuit chip 13 is arranged so that its two sides substantially follow the longitudinal direction of the circuit board 11, and the directly bonded portions are concentrated on the other two sides. By doing this,
Each wiring pattern is arranged naturally in the longitudinal direction of the circuit board, reducing ebbs and flows, making the circuit board thin and compact. Also, considering the direction in which the circuit board is taken as mentioned above, the ends of each wiring will naturally line up on both edges of the polyimide tape, but this is because a large number of integrated circuits are successively mounted on the tape, and the outline of the circuit board When performing various functional tests before punching, the contact mechanism with the terminal of the inspection machine becomes easier.

この打ち抜かれたポリイミドフイルム11は、
その穴部が前述の回路台17の複数個のピン17
aの如き突起物と位置合せされ第4図に示す如く
ハンダ17b等固着手段によつて回路台17上に
固定する。
This punched polyimide film 11 is
The hole portion is connected to the plurality of pins 17 of the circuit board 17 described above.
It is aligned with a protrusion such as a and fixed on the circuit board 17 using fixing means such as solder 17b as shown in FIG.

本実施例では、可撓性のポリイミドフイルムを
回路基板として用いているため回路台17に段部
17cがあつても第4図の如く、フイルムと回路
台とは、うまくなじむ。
In this embodiment, since a flexible polyimide film is used as the circuit board, even if the circuit board 17 has a stepped portion 17c, the film and the circuit board fit together well as shown in FIG.

以上のごとく本考案によれば、他素子あるいは
他機能ブロツクと直接接続可能ならしめる配線パ
ターンを有する回路基板に半導体チツプが直接ボ
ンデイングされ一体構造化されていると共に、ポ
リイミドテープに対する基板の採取方向、テープ
及び基板の双方に対する集積回路の方向、配線パ
ターンの配置と端子位置等をよく工夫してあるの
で以下の如き効果を有する。
As described above, according to the present invention, a semiconductor chip is directly bonded to a circuit board having a wiring pattern that enables direct connection with other elements or other functional blocks to form an integral structure, and the direction of the board's pick-up relative to the polyimide tape is Since the direction of the integrated circuit, the arrangement of the wiring pattern, the terminal position, etc. with respect to both the tape and the substrate are carefully considered, the following effects are achieved.

(a) 集積回路と配線パターンを接続するアウター
ボンデイングが不要であり、その工数及び検査
工数が削減され、接続部品も不要になるので大
巾にコストが低減される。
(a) There is no need for outer bonding to connect the integrated circuit and the wiring pattern, which reduces the number of man-hours and inspections required, and also eliminates the need for connecting parts, resulting in a significant cost reduction.

(b) ボンデイングの熱使用の頻度の減少により半
導体集積回路の破壊のおそれが少なくなり、接
続箇所も少ないから組立歩留りが向上し、製品
の信頼性も向上する。
(b) The reduction in the frequency of heat usage during bonding reduces the risk of damage to semiconductor integrated circuits, and since there are fewer connection points, assembly yields improve and product reliability improves.

(c) 剛性の高い回路基台の存在により、可撓性基
板の欠点が現われることはなく、ムーブメント
内で完全に通常の時計部品の1つと見なしう
る。
(c) Due to the presence of a rigid circuit board, the drawbacks of a flexible board do not appear and can be considered as a completely normal watch component within the movement.

(d) 回路基板はコンパクトな形状に出来、35mm巾
の規格品ポリイミドテープから無駄なく多数採
取できる。
(d) The circuit boards can be made compact, and many can be cut from a standard 35 mm wide polyimide tape without waste.

(e) 集積回路チツプから伸びる配線パターンが自
然にポリイミドテープの両側縁に分布し、テー
プのまゝの検査に好都合である。
(e) The wiring pattern extending from the integrated circuit chip is naturally distributed on both sides of the polyimide tape, making it convenient for inspection of the tape as it is.

(f) 半導体チツプと直結しない他素子の端子同志
を結ぶ配線も同工程で同じ回路基板内に作り込
める。
(f) Wiring that connects the terminals of other elements that are not directly connected to the semiconductor chip can also be created on the same circuit board in the same process.

(g) 直接ボンデイングの場合には回路基板と回路
台との固着点を第4図に図示の如く集積回路チ
ツプの近傍にえらぶことが出来、基板が可撓性
であつても衝撃等により直接ボンデイングの部
分が大きく変形してはがれたりする現象が起り
難い。
(g) In the case of direct bonding, the bonding point between the circuit board and the circuit board can be selected near the integrated circuit chip as shown in Figure 4, and even if the board is flexible, it can be directly bonded by impact etc. It is difficult for the bonding part to be significantly deformed and peeled off.

(h) 時計形状の小型化 可撓性基板を用いたため第4図に図示の如く
必要に応じてムーブメントの他部品の形状を避
けて基板に凹凸を持たせた回路配置が出来るの
で、直接ボンデイングによる集積回路チツプ附
近の小型化と相乗じてムーブメントの小型化に
有利である。
(h) Miniaturization of the clock shape Since a flexible substrate is used, it is possible to arrange the circuit with irregularities on the substrate, avoiding the shape of other parts of the movement, as shown in Figure 4, as necessary, so direct bonding is possible. Combined with the miniaturization of the integrated circuit chip, this is advantageous in reducing the size of the movement.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図イは公知の集積回路の一例を示す平面
図、ロは、イの立面図、第2図は、第1図の集積
回路を回路台に組み込んだ状態を示す回路基板の
部分平面図である。第3図イは本考案の実施例の
製造過程におけるポリイミドフイルムの平面図、
第3図ロは本考案に係る実施例を示す回路基板の
平面図であり、回路台及びその他の機能素子を想
像線で示す。第4図は、第3図の回路基板を回路
台に組み込んだ状態を示す回路台の−′線断
面図である。 11……回路基板、12……配線パターン、1
2a〜12h……配線パターンの各端子、13…
…集積回路、14……抵抗、15……水晶振動
子、16……半導体チツプ、17……回路台。
FIG. 1A is a plan view showing an example of a known integrated circuit, B is an elevation view of FIG. 2, and FIG. 2 is a partial plan view of a circuit board showing the integrated circuit of FIG. It is a diagram. FIG. 3A is a plan view of a polyimide film in the manufacturing process of an embodiment of the present invention;
FIG. 3B is a plan view of a circuit board showing an embodiment of the present invention, with the circuit board and other functional elements shown in imaginary lines. FIG. 4 is a cross-sectional view taken along the line -' of the circuit board showing a state in which the circuit board of FIG. 3 is assembled into the circuit board. 11... Circuit board, 12... Wiring pattern, 1
2a to 12h... each terminal of the wiring pattern, 13...
...Integrated circuit, 14...Resistor, 15...Crystal resonator, 16...Semiconductor chip, 17...Circuit board.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 回路基板の形状を、腕時計ムーブメントのほゞ
外形に沿う部分、腕時計の電源電池に近接する部
分、ステツプモーターに近接する部分、水晶振動
子に近接する部分に囲まれて成り、前記ムーブメ
ントの外形に沿う部分及び前記電池に近接する部
分と前記ステツプモーターに近接する部分を結ん
だ部分がほゞ長手方向となるようになし、かつ前
記回路基板上に積層された銅箔によつて、前記回
路基板のほゞ中央部に、平行な二辺が前記長手方
向にほゞ沿うように配置される集積回路チツプ
と、少なくともその大部分が前記二辺と直交する
他の二辺において各々の一端が直接ボンデイング
され、他端がそれぞれ前記回路基板の縁辺部にて
前記水晶振動子の端子、前記電池の陽極、前記電
池の陰極、前記ステツプモーターの2つの端子、
及びリセツト端子に接続される配線パターンを、
前記ステツプモーターに接続される二つの端部が
止ネジ穴の両側に近接し、前記リセツト端子に接
続される端部が前記ステツプモーターに接続され
る端部と前記電池の陰極に接続される端部との中
間にあるように配置形成し、かつ可撓性の樹脂テ
ープの巾方向に前記長手方向が位置するように前
記樹脂テープから打抜かれた回路基板を、該回路
基板の全面を覆う回路台と固着して一体化した集
積回路ブロツクとなし、該集積回路は前記回路台
を担体として前記腕時計ムーブメントの一部に組
込まれたことを特徴とする電子時計の回路構造。
The shape of the circuit board is surrounded by a part that roughly follows the outer shape of the wristwatch movement, a part that is close to the watch's power battery, a part that is close to the step motor, and a part that is close to the crystal oscillator. The circuit board is arranged such that a part along the circuit board and a part that connects a part near the battery and a part near the step motor are in a substantially longitudinal direction, and a copper foil is laminated on the circuit board. an integrated circuit chip disposed approximately in the center thereof, with two parallel sides substantially along the longitudinal direction, and one end of each of the two sides, at least most of which A terminal of the crystal resonator, an anode of the battery, a cathode of the battery, and two terminals of the step motor, each having the other end at the edge of the circuit board;
And the wiring pattern connected to the reset terminal,
Two ends connected to the step motor are close to each side of the set screw hole, an end connected to the reset terminal is connected to the step motor, and an end connected to the cathode of the battery. A circuit board punched from the resin tape so that the longitudinal direction is located in the width direction of the flexible resin tape, and a circuit that covers the entire surface of the circuit board. 1. A circuit structure for an electronic timepiece, characterized in that it is an integrated circuit block fixedly integrated with a base, and the integrated circuit is incorporated into a part of the wristwatch movement using the circuit block as a carrier.
JP16238580U 1980-11-13 1980-11-13 Expired JPS628553Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16238580U JPS628553Y2 (en) 1980-11-13 1980-11-13

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16238580U JPS628553Y2 (en) 1980-11-13 1980-11-13

Publications (2)

Publication Number Publication Date
JPS5682582U JPS5682582U (en) 1981-07-03
JPS628553Y2 true JPS628553Y2 (en) 1987-02-27

Family

ID=29673395

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16238580U Expired JPS628553Y2 (en) 1980-11-13 1980-11-13

Country Status (1)

Country Link
JP (1) JPS628553Y2 (en)

Also Published As

Publication number Publication date
JPS5682582U (en) 1981-07-03

Similar Documents

Publication Publication Date Title
JP2000294719A (en) Lead frame, semiconductor device using the same, and method of manufacturing the same
US4086696A (en) Packaging method of a circuit for an electronic watch
CN1988377A (en) Piezoelectric device
US4241436A (en) Method of manufacturing of electronic modules for timepieces and electronic module obtained by carrying out this method
US4058970A (en) Digital display electronic timepiece
JP3594021B2 (en) Electronic clock
JPS628553Y2 (en)
JP4073308B2 (en) Circuit device manufacturing method
JP3563672B2 (en) High frequency module and method of manufacturing the same
JP2000252747A (en) Crystal oscillator and manufacturing method thereof
JP2794262B2 (en) Electronic circuit package
US4276630A (en) Electronic watch movement
JPS5828470Y2 (en) Step motor drive coil connection structure for electronic watches
JP3724442B2 (en) Watch manufacturing method
JP2006238210A (en) Piezoelectric device and manufacturing method thereof
JPH10173085A (en) Electronic module and electronic module manufacturing method
JP3600137B2 (en) Circuit device manufacturing method
JP2000214794A (en) Connection structure between display panel and drive circuit, display device and electronic device using the same, and method of manufacturing display device
JP3600133B2 (en) Circuit device manufacturing method
JP3600130B2 (en) Circuit device manufacturing method
JP3409380B2 (en) Printed circuit board device
JPH0743671Y2 (en) Electronic clock
JPS6018954B2 (en) electronic watch
JPH0130876Y2 (en)
JPS6039831Y2 (en) Terminal structure for rate adjustment of electronic clocks