JPS63155751A - Insulating substrate for semiconductor device - Google Patents
Insulating substrate for semiconductor deviceInfo
- Publication number
- JPS63155751A JPS63155751A JP61303329A JP30332986A JPS63155751A JP S63155751 A JPS63155751 A JP S63155751A JP 61303329 A JP61303329 A JP 61303329A JP 30332986 A JP30332986 A JP 30332986A JP S63155751 A JPS63155751 A JP S63155751A
- Authority
- JP
- Japan
- Prior art keywords
- aluminum
- aluminum oxide
- insulating
- film
- oxide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5524—Materials of bond wires comprising metals or metalloids, e.g. silver comprising aluminium [Al]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は、シリコン基板上に絶縁体層を形成した半導体
装置用の絶縁基板に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an insulating substrate for a semiconductor device in which an insulating layer is formed on a silicon substrate.
現在、薄膜マイクロモジュールや薄膜フンデンサーアレ
イ及び薄膜抵抗アレイ等の基板には、シリコン基板上に
絶縁体層として二酸化ケイ素膜又は窒化ケイ素膜を形成
した絶縁基板が一般に使用されている。Currently, insulating substrates in which a silicon dioxide film or a silicon nitride film is formed as an insulating layer on a silicon substrate are generally used as substrates for thin film micromodules, thin film fundensor arrays, thin film resistor arrays, and the like.
このような絶縁基板にシリコン基板が利用されている理
由として、シリコンウェハー製造技術の進歩により、最
近では表面欠陥がなく、平滑性に優れ、表面清浄度の高
いシリコン基板が安価に得られるようになったことが挙
げられる。The reason why silicon substrates are used as such insulating substrates is that due to advances in silicon wafer manufacturing technology, silicon substrates with no surface defects, excellent smoothness, and high surface cleanliness can now be obtained at low cost. Here are some things that have happened.
又、シリコン基板表面の絶縁化処理についても、半導体
素子製造技術の進歩により容易に絶縁体層を形成でさる
ようになった。即ち、二酸化ケイ素膜は、例えば酸化性
溶液中での陽極酸化法及び酸素プラズマを利用する熱酸
化法等により形成される。また窒化ケイ素膜は、シラン
とアンモニアを用いた化学的気相成長法及びアンモニア
を用いる熱窒化法等により形成されている。Further, with regard to insulating the surface of a silicon substrate, advances in semiconductor device manufacturing technology have made it easier to form an insulator layer. That is, the silicon dioxide film is formed by, for example, an anodic oxidation method in an oxidizing solution, a thermal oxidation method using oxygen plasma, or the like. The silicon nitride film is formed by a chemical vapor deposition method using silane and ammonia, a thermal nitriding method using ammonia, or the like.
このようにして二酸化ケイ素又は窒化ケイ素の絶縁体層
を形成したシリコン基板の絶縁体層表面には、金やアル
ミニウムの配線層を形成した後に半導体素子を塔載し、
更にアルミニウム等のボンディングワイヤで内部結線し
て薄膜マイクロモジュール等の半導体装置が構成される
。又、このシリコン基板の絶縁体層表面に、金やアルミ
ニウムを電極としたTa O等からなる薄膜受動素子を
直接形成して薄膜フンデンサーアレイや薄膜抵抗アレイ
とするのである。On the surface of the insulator layer of the silicon substrate on which the insulator layer of silicon dioxide or silicon nitride has been formed in this way, a wiring layer of gold or aluminum is formed, and then a semiconductor element is mounted.
Further, a semiconductor device such as a thin film micro module is constructed by internally connecting with bonding wires made of aluminum or the like. Further, thin film passive elements made of Ta2O or the like with gold or aluminum electrodes are directly formed on the surface of the insulating layer of this silicon substrate to form a thin film fundensor array or a thin film resistor array.
しかし、上記した従来の絶縁基板においては、絶縁体層
が二酸化ケイ素膜又は窒化ケイ素膜であるために十分な
絶縁性を確保することができず、特にパワー素子の塔載
に必要な絶縁抵抗10 Ω以」二及び絶縁破壊電圧2
00 V以上の絶縁性を満たすことができなかった。又
、絶縁性を向上させる為に二酸化ケイ素膜または窒化ケ
イ素膜の膜厚を増加させる試みもあるが、膜厚が厚くな
るほど内部応力の増加により膜にクランクが発生しやす
くなるので実用」二困鄭であった。However, in the above-mentioned conventional insulating substrate, since the insulating layer is a silicon dioxide film or a silicon nitride film, sufficient insulation cannot be ensured, and in particular, the insulation resistance 10 required for mounting a power device. Ω or more” 2 and dielectric breakdown voltage 2
It was not possible to satisfy the insulation property of 00 V or more. There have also been attempts to increase the thickness of the silicon dioxide film or silicon nitride film in order to improve insulation, but as the thickness increases, cranks are more likely to occur in the film due to increased internal stress, making it difficult to put it into practical use. It was Zheng.
更に、最近では配線層の材料としてボンディング性の優
れたアルミニウムを使用することが多くなっているが、
このアルミニウム配線間に高電圧が印加された場合、配
線のアルミニウムが二酸化ケイ素膜又は窒化ケイ素膜の
表面や内部をマイグレーションし、配線間の電気的短絡
を生じやすl/X欠点があった0
本発明は上記した従来の問題点に鑑み、近年益々高密度
化及び高出力化する薄膜マイクロモジュール等に使用す
る絶縁基板として、十分に高い絶縁性を確保でさ、しか
もアルミニウムのマイグレーションによる配線間の電気
的短絡を防ぐことがでさる半導体装置用絶縁基板を提供
下ることを目的とする。Furthermore, recently aluminum, which has excellent bonding properties, is increasingly being used as a material for wiring layers.
When a high voltage is applied between these aluminum wires, the aluminum of the wires migrates on the surface or inside of the silicon dioxide film or silicon nitride film, causing an electrical short circuit between the wires.0 In view of the above-mentioned conventional problems, the present invention has been devised to ensure sufficiently high insulation properties as an insulating substrate used in thin-film micromodules, etc., which have become increasingly dense and high-output in recent years, and also to provide insulation between wiring lines due to aluminum migration. The object of the present invention is to provide an insulating substrate for semiconductor devices that can prevent electrical short circuits.
本発明の半導体装置用絶縁基板は、シリコン基板上に直
接形成した酸化アルミニ1クム膜からなる絶縁体層を有
することを特徴とする。The insulating substrate for a semiconductor device of the present invention is characterized by having an insulating layer made of a 1 cum aluminum oxide film formed directly on a silicon substrate.
酸化アルミニウム<At o )膜をシリコン(Si)
基板表面に形成する方法としては、既に知られている蒸
着法やスパッタリング法等の通常の薄膜形成方法を利用
できるが、気化した原材料をイオン化することにより基
板との良好な密着性を得ることができるスパッタリング
法やイオンブレーティング法等のイオンプロセスが好ま
しい。Aluminum oxide<Ato) film with silicon (Si)
For forming thin film on the substrate surface, conventional thin film forming methods such as vapor deposition and sputtering methods that are already known can be used, but it is possible to obtain good adhesion to the substrate by ionizing the vaporized raw material. Ion processes such as sputtering and ion blating are preferred.
本発明の絶縁基板においては、シリコン基板ff(3)
′、L)
にノ
面の絶縁体層が酸化アルミニウムからなっているので、
絶縁体層として熱的及び化学的に安定で成膜上も均質な
組織を得や丁いばかりか、薄くても絶縁抵抗が10
Ω以上及び絶縁破壊電圧が200v以上の高絶縁性を満
たす絶縁体層が得られる。In the insulating substrate of the present invention, the silicon substrate ff(3)
', L) Since the insulator layer on the surface is made of aluminum oxide,
As an insulator layer, it is thermally and chemically stable, and even when deposited, it has a homogeneous structure.
An insulator layer satisfying high insulation properties with Ω or more and dielectric breakdown voltage of 200V or more can be obtained.
尚、酸化アルミニウム膜の膜厚は1×104x〜5X1
0Aの範囲が好ましく、膜厚がlXloA未満では上記
の高絶縁性を安定して得ることが難しく、膜厚が5X1
0Aを超えると成膜コストが高くなると共に膜の内部応
力が高くなり膜にクラックが発生しやすいからである。The thickness of the aluminum oxide film is 1x104x to 5x1.
A range of 0A is preferable; if the film thickness is less than 1XloA, it is difficult to stably obtain the above-mentioned high insulation properties;
This is because if it exceeds 0 A, the film formation cost increases and the internal stress of the film increases, making it easy for cracks to occur in the film.
マタ、アルミニウムやアルミニウム合金で配線層を形成
する場合においても、この配線層の直下は同じアルミニ
ウム化合物である酸化アルミニウムの絶縁体層なので配
線層と絶縁体層の界面の接合性が良好であって、配線層
のアルミニウムが絶絶体層の表面や内部をマイグレーシ
ョンすることがなく、アルミニウム配線間の電気的短絡
を防止でき、従って高出力素子の塔載や高密度の配線が
可能となる。Even when a wiring layer is formed using aluminum or an aluminum alloy, the bonding properties at the interface between the wiring layer and the insulating layer are good because the wiring layer is directly under an insulating layer made of aluminum oxide, which is the same aluminum compound. The aluminum of the wiring layer does not migrate on the surface or inside of the insulator layer, and electrical short circuits between aluminum wirings can be prevented, making it possible to mount high-output devices and conduct high-density wiring.
本発明の一具体例を図面により説明する。 A specific example of the present invention will be explained with reference to the drawings.
シリコンウェハーから切り出したシリコン基板1の表面
上に絶縁体層として、スパッタリング法により膜厚5.
oxxo、(の酸化アルミニウム膜2を形成して絶縁基
板を製造した。この酸化アルミニウム膜2の厚さ方向の
絶縁抵抗は1.8X10 Ω及び絶縁破壊電圧は34
0vであった。An insulating layer is formed on the surface of a silicon substrate 1 cut out from a silicon wafer to a thickness of 5.5 mm by sputtering.
An insulating substrate was manufactured by forming an aluminum oxide film 2 of oxxo, (.The insulation resistance in the thickness direction of this aluminum oxide film 2 was 1.8×10 Ω, and the dielectric breakdown voltage was 34
It was 0v.
この絶縁基板の酸化アルミニウム膜2上にメタルマスク
を用いてイオンブレーティング法により膜厚3μmのア
ルミニウム配線層3を形成した。An aluminum wiring layer 3 having a thickness of 3 μm was formed on the aluminum oxide film 2 of this insulating substrate by the ion blasting method using a metal mask.
更に、酸化アルミニウム膜2上の所定位置に半導体素子
4を銀ペースト5を用いて塔載し、半導体素子4の電極
とアルミニウム配線層3をアルミニウムワイヤー6で内
部結線して、図面に示す薄膜マイクロモジュールを製造
シた。Furthermore, a semiconductor element 4 is mounted on a predetermined position on the aluminum oxide film 2 using a silver paste 5, and the electrodes of the semiconductor element 4 and the aluminum wiring layer 3 are internally connected with an aluminum wire 6 to form a thin film micro as shown in the drawing. Manufactured the module.
(発明の効果〕
本発明によれば、シリコン基板」二の絶縁体層として安
定な高絶縁性化合物である酸化アルミニウムを用いるの
で、薄い絶縁体層でありながらパワ−素子の搭載に必要
な絶縁抵抗1o12Ω以上及び絶絶破壊電圧200 V
以上の高い絶縁性を具えた半導体装置用の絶縁基板を提
供できる。(Effects of the Invention) According to the present invention, since aluminum oxide, which is a stable and highly insulating compound, is used as the second insulating layer of the silicon substrate, it can provide sufficient insulation for mounting power devices even though it is a thin insulating layer. Resistance 1 o 12 Ω or more and breakdown voltage 200 V
It is possible to provide an insulating substrate for semiconductor devices having the above-mentioned high insulation properties.
加えて、酸化アルミニウムの絶縁体層はアルミニウム配
線層からのアルミニウムのマイグレーションを抑制する
ので、アルミニウム配線間の?If%的短絡全短絡でさ
、高密度の配線が可・能となる。In addition, the aluminum oxide insulator layer suppresses the migration of aluminum from the aluminum interconnect layer, so there is a possibility that the aluminum oxide insulator layer will inhibit the migration of aluminum from the aluminum interconnect layer. High-density wiring is possible with short-circuits and total short-circuits of If%.
か\る本発明の半導体装置用絶縁基板は、益々高密度化
及び高出力化する薄膜マイクロモジュール用や薄膜受動
素子アレイ用等として特に有効である。The insulating substrate for semiconductor devices of the present invention is particularly effective for thin film micromodules, thin film passive element arrays, etc., which are becoming increasingly denser and more output.
図面は本発明の半導体装置用絶縁基板を用いた薄膜マイ
クロモジュールの一具体例を示す断面図である。
1・・シリコン基板 2・・酸化アルミニウム膜3・・
アルミニウム配線層 4・・半導体素子5・・銀ペース
ト 6・・アルミニウムワイヤ4牛遵体素子The drawing is a sectional view showing a specific example of a thin film micromodule using the insulating substrate for semiconductor devices of the present invention. 1. Silicon substrate 2. Aluminum oxide film 3.
Aluminum wiring layer 4...Semiconductor element 5...Silver paste 6...Aluminum wire 4 Oxide element
Claims (2)
膜からなる絶縁体層を有することを特徴とする半導体装
置用絶縁基板。(1) An insulating substrate for a semiconductor device characterized by having an insulating layer made of an aluminum oxide film formed directly on a silicon substrate.
×10^5Åであることを特徴とする、特許請求の範囲
(1)項に記載の半導体装置用絶縁基板。(2) The thickness of the aluminum oxide film is 1×10^4 Å to 5
The insulating substrate for a semiconductor device according to claim (1), characterized in that the thickness is ×10^5 Å.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61303329A JPS63155751A (en) | 1986-12-19 | 1986-12-19 | Insulating substrate for semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61303329A JPS63155751A (en) | 1986-12-19 | 1986-12-19 | Insulating substrate for semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63155751A true JPS63155751A (en) | 1988-06-28 |
Family
ID=17919662
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61303329A Pending JPS63155751A (en) | 1986-12-19 | 1986-12-19 | Insulating substrate for semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63155751A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011061193A (en) * | 2009-08-13 | 2011-03-24 | Sk Link:Kk | Method of manufacturing circuit board |
-
1986
- 1986-12-19 JP JP61303329A patent/JPS63155751A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011061193A (en) * | 2009-08-13 | 2011-03-24 | Sk Link:Kk | Method of manufacturing circuit board |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63155751A (en) | Insulating substrate for semiconductor device | |
| JPS63160365A (en) | Insulating substrate for semiconductor device | |
| JPS63155749A (en) | Insulating substrate for semiconductor device | |
| JPS5890755A (en) | semiconductor equipment | |
| JPH0689893A (en) | Semiconductor device | |
| JP2617955B2 (en) | Method for manufacturing semiconductor device | |
| JPS63155748A (en) | Insulating substrate for semiconductor device | |
| JPH05234991A (en) | Semiconductor device | |
| JPH0419707B2 (en) | ||
| JPH03209823A (en) | Resin-sealed semiconductor device | |
| JPH0311736A (en) | Wiring electrode of integrated circuit | |
| JPH0117254B2 (en) | ||
| JPS60116149A (en) | Semiconductor device | |
| JPS5821432B2 (en) | Hand tie souchi | |
| JPH01152648A (en) | Semiconductor device | |
| JPH0555455A (en) | Manufacture of semiconductor device | |
| JPWO2024154358A5 (en) | ||
| JP2961544B2 (en) | Semiconductor integrated circuit device | |
| JPS60180143A (en) | Semiconductor device | |
| JPS58192350A (en) | Semiconductor device | |
| JPS62237748A (en) | Manufacture of semiconductor device | |
| JPS62169350A (en) | Semiconductor device and manufacture thereof | |
| JPH0794583A (en) | Method for manufacturing semiconductor integrated circuit device | |
| JPS63252433A (en) | Manufacture of semiconductor device | |
| JPS58197736A (en) | Semiconductor device |