JPS63165847U - - Google Patents

Info

Publication number
JPS63165847U
JPS63165847U JP1987058803U JP5880387U JPS63165847U JP S63165847 U JPS63165847 U JP S63165847U JP 1987058803 U JP1987058803 U JP 1987058803U JP 5880387 U JP5880387 U JP 5880387U JP S63165847 U JPS63165847 U JP S63165847U
Authority
JP
Japan
Prior art keywords
drain
source
semiconductor chip
gate
ohmic contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987058803U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987058803U priority Critical patent/JPS63165847U/ja
Publication of JPS63165847U publication Critical patent/JPS63165847U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/932—Plan-view shape, i.e. in top view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)
JP1987058803U 1987-04-17 1987-04-17 Pending JPS63165847U (lt)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987058803U JPS63165847U (lt) 1987-04-17 1987-04-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987058803U JPS63165847U (lt) 1987-04-17 1987-04-17

Publications (1)

Publication Number Publication Date
JPS63165847U true JPS63165847U (lt) 1988-10-28

Family

ID=30889703

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987058803U Pending JPS63165847U (lt) 1987-04-17 1987-04-17

Country Status (1)

Country Link
JP (1) JPS63165847U (lt)

Similar Documents

Publication Publication Date Title
JPS62196360U (lt)
JPH02140863U (lt)
JPH022833U (lt)
JPH0371327U (lt)
JPS6364041U (lt)
JPH0241456U (lt)
JPS6232537U (lt)
JPH0377463U (lt)
JPS6170950U (lt)
JPS63174464U (lt)
JPS6429855U (lt)
JPS62151769U (lt)
JPS62196359U (lt)
JPH01127262U (lt)
JPS6192072U (lt)
JPS6429856U (lt)
JPS6448054U (lt)
JPS6312861U (lt)
JPS61114841U (lt)
JPH01169048U (lt)
JPS6221558U (lt)
JPH0258346U (lt)
JPH02136340U (lt)
JPS6312864U (lt)
JPS64346U (lt)