JPS6318896B2 - - Google Patents
Info
- Publication number
- JPS6318896B2 JPS6318896B2 JP55138874A JP13887480A JPS6318896B2 JP S6318896 B2 JPS6318896 B2 JP S6318896B2 JP 55138874 A JP55138874 A JP 55138874A JP 13887480 A JP13887480 A JP 13887480A JP S6318896 B2 JPS6318896 B2 JP S6318896B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- mtl
- base
- transistors
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
- H03K3/288—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
- Bipolar Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7927386A FR2469049A1 (fr) | 1979-10-30 | 1979-10-30 | Circuit comportant au moins deux dispositifs semi-conducteurs en technologie mtl presentant des temps de montee differents et circuits logiques en derivant |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5668031A JPS5668031A (en) | 1981-06-08 |
| JPS6318896B2 true JPS6318896B2 (2) | 1988-04-20 |
Family
ID=9231353
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13887480A Granted JPS5668031A (en) | 1979-10-30 | 1980-10-06 | Mtl circuit |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4348595A (2) |
| EP (1) | EP0027884B1 (2) |
| JP (1) | JPS5668031A (2) |
| DE (1) | DE3068040D1 (2) |
| FR (1) | FR2469049A1 (2) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6201431B1 (en) * | 1999-04-29 | 2001-03-13 | International Business Machines Corporation | Method and apparatus for automatically adjusting noise immunity of an integrated circuit |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3815106A (en) * | 1972-05-11 | 1974-06-04 | S Wiedmann | Flip-flop memory cell arrangement |
| US3643231A (en) * | 1970-04-20 | 1972-02-15 | Ibm | Monolithic associative memory cell |
| DE2021824C3 (de) * | 1970-05-05 | 1980-08-14 | Ibm Deutschland Gmbh, 7000 Stuttgart | Monolithische Halbleiterschaltung |
| US3816758A (en) * | 1971-04-14 | 1974-06-11 | Ibm | Digital logic circuit |
| GB1494481A (en) * | 1973-12-21 | 1977-12-07 | Mullard Ltd | Electrical circuits comprising master/slave bistable arrangements |
| US3886531A (en) * | 1974-02-11 | 1975-05-27 | Texas Instruments Inc | Schottky loaded emitter coupled memory cell for random access memory |
| FR2304991A1 (fr) * | 1975-03-15 | 1976-10-15 | Ibm | Agencement de circuits pour memoire semi-conductrice et son procede de fonctionnement |
| US4021786A (en) * | 1975-10-30 | 1977-05-03 | Fairchild Camera And Instrument Corporation | Memory cell circuit and semiconductor structure therefore |
| US4197470A (en) * | 1976-07-15 | 1980-04-08 | Texas Instruments Incorporated | Triggerable flip-flop |
| JPS53121589A (en) * | 1977-03-31 | 1978-10-24 | Toshiba Corp | Semiconductor logic circuit device |
| FR2404962A1 (fr) * | 1977-09-28 | 1979-04-27 | Ibm France | Dispositif semi-conducteur du genre cellule bistable en technologie a injection de courant, commandee par l'injecteur |
-
1979
- 1979-10-30 FR FR7927386A patent/FR2469049A1/fr active Pending
-
1980
- 1980-09-12 US US06/186,829 patent/US4348595A/en not_active Expired - Lifetime
- 1980-09-15 DE DE8080105495T patent/DE3068040D1/de not_active Expired
- 1980-09-15 EP EP80105495A patent/EP0027884B1/fr not_active Expired
- 1980-10-06 JP JP13887480A patent/JPS5668031A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| FR2469049A1 (fr) | 1981-05-08 |
| EP0027884A1 (fr) | 1981-05-06 |
| JPS5668031A (en) | 1981-06-08 |
| US4348595A (en) | 1982-09-07 |
| EP0027884B1 (fr) | 1984-05-30 |
| DE3068040D1 (en) | 1984-07-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4714842A (en) | Integrated injection logic circuits | |
| US3751680A (en) | Double-clamped schottky transistor logic gate circuit | |
| US4150392A (en) | Semiconductor integrated flip-flop circuit device including merged bipolar and field effect transistors | |
| US4540900A (en) | Reduced swing latch circuit utilizing gate current proportional to temperature | |
| US4065680A (en) | Collector-up logic transmission gates | |
| US4158237A (en) | Monolithically integrated storage cells | |
| US4754430A (en) | Memory cell with dual collector, active load transistors | |
| EP0154330A2 (en) | Data storage element | |
| EP0055341B1 (en) | Current controlled gate | |
| US3956641A (en) | Complementary transistor circuit for carrying out boolean functions | |
| KR930005498B1 (ko) | 반도체 집적 회로 | |
| US4788662A (en) | Semiconductor memory device using resonant-tunneling hot electron transistor | |
| US4277701A (en) | Semiconductor integrated injection logic structure controlled by the injector | |
| US4144586A (en) | Substrate-fed injection-coupled memory | |
| US4259730A (en) | IIL With partially spaced collars | |
| US4204130A (en) | Multicollector transistor logic circuit | |
| JPS6318896B2 (2) | ||
| US4137469A (en) | Threshold-effect integrated injection logic circuit with hysteresis | |
| GB1569800A (en) | Semiconductor circuit arrangements | |
| US4075609A (en) | On-chip voltage source for integrated circuits | |
| US3812520A (en) | Parasitic transistor shift register | |
| US4740720A (en) | Integrated injection logic output circuit | |
| EP0523747A1 (en) | Latch circuit | |
| US5090036A (en) | Two-phase-clocked shift register is bipolar technology | |
| US4629912A (en) | Schottky shunt integrated injection |