JPS6323676B2 - - Google Patents
Info
- Publication number
- JPS6323676B2 JPS6323676B2 JP54070988A JP7098879A JPS6323676B2 JP S6323676 B2 JPS6323676 B2 JP S6323676B2 JP 54070988 A JP54070988 A JP 54070988A JP 7098879 A JP7098879 A JP 7098879A JP S6323676 B2 JPS6323676 B2 JP S6323676B2
- Authority
- JP
- Japan
- Prior art keywords
- connection terminals
- printed wiring
- wiring board
- sub
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Coupling Device And Connection With Printed Circuit (AREA)
- Combinations Of Printed Boards (AREA)
Description
【発明の詳細な説明】
本発明は副印刷配線板及びコネクタに係り、特
に電子計算機に使用される回路素子周辺のパツケ
ージング構造に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a sub-printed wiring board and a connector, and more particularly to a packaging structure around circuit elements used in electronic computers.
従来、この種のコネクタは、第１図及び第２図
に示す様に平板状の副印刷配線板３の周辺部に接
続端子を設けコネクタを介して主印刷配線板５と
の接続を行つていた。したがつて、必要な接続端
子を設ける場合には周辺部に第１図の様に接続端
子を設け更に接続端子数が不足の場合には第３図
の様に複数列の接続端子１を設ける必要があつ
た。その為に印刷配線上においてマザーボードと
の接続端子部分の占める面積が増大し、その分だ
け回路素子の塔載数、回路素子間の配線数が減少
していた。又コネクタ４の設計においても複数列
に対応したものを作る必要があり、その為に必要
なピン数の制限を受けていた。特に副印刷配線板
３に塔載させる回路素子のピン数が増えれば増え
る程、副印刷配線板から主印刷配線板５へ接続す
る端子数も増え、その為に副印刷配線板３には少
しでも多くの接続端子が要求されていた。 Conventionally, this type of connector has a connecting terminal provided at the periphery of a flat sub-printed wiring board 3, as shown in FIGS. 1 and 2, and is connected to a main printed wiring board 5 through the connector. was. Therefore, when providing the necessary connection terminals, connect terminals should be provided in the peripheral area as shown in Figure 1, and if the number of connection terminals is insufficient, multiple rows of connection terminals 1 should be provided as shown in Figure 3. The need arose. Therefore, the area occupied by the connection terminal portion with the motherboard on the printed wiring increases, and the number of circuit elements mounted and the number of wires between the circuit elements decrease accordingly. Furthermore, when designing the connector 4, it is necessary to make one that can accommodate multiple rows, which limits the number of pins required. In particular, as the number of pins of circuit elements mounted on the sub printed wiring board 3 increases, the number of terminals connected from the sub printed wiring board to the main printed wiring board 5 also increases. However, many connection terminals were required.
本発明の目的は、平板状副印刷配線板の平面周
辺部の他に側面部にも接続端子を設ける事により
上記欠点を解決し接続端子を増大できるようにし
た構造を提供することにある。 SUMMARY OF THE INVENTION An object of the present invention is to provide a structure in which the above-mentioned drawbacks can be solved and the number of connection terminals can be increased by providing connection terminals on the side surfaces of a flat sub-printed wiring board in addition to the planar periphery.
本発明による接続構造は、複数の接続端子を有
する平板状の主副２枚の印刷配線板を対向させて
それぞれの接続端子同志を接続させる構造であつ
て、副印刷配線板の接続端子を対向面の周辺部及
び側面部に設け、主印刷配線板には副印刷配線板
にある接続端子に対応した接続端子を有し相互間
を接続することを特徴とする。 The connection structure according to the present invention is a structure in which two flat main and sub printed wiring boards each having a plurality of connection terminals are placed facing each other and the respective connection terminals are connected to each other, with the connection terminals of the sub printed wiring boards facing each other. It is characterized in that the main printed wiring board has connection terminals corresponding to the connection terminals on the sub printed wiring board, and the connection terminals are provided on the periphery and the side surface of the surface, and the connection terminals are connected to each other.
すなわち本発明の特徴は、副印刷配線板の側面
にも接続端子を設けた点、及び前記接続端子にも
対向するコンタクトを有するコネクタを主印刷配
線板上に備えた点にある。 That is, the features of the present invention reside in that connection terminals are also provided on the side surfaces of the sub-printed wiring board, and that a connector having contacts that also face the connection terminals is provided on the main printed wiring board.
次は本発明の実施例について図面を参照して説
明する。 Next, embodiments of the present invention will be described with reference to the drawings.
第４図は本発明の一実施例による部分斜視図で
あり、第５図は第４図に関する部分断面図であ
り、第６図は本発明の他の実施例による部分断面
図である。第４図及び第５図の接続構造は、回路
素子（半導体装置）２の塔載された平板状副印刷
配線板３と、主印刷配線板５との接続をコネクタ
４により接続する構造である。副印刷配線板３に
は、コネクタ４との接続の為にコンタクト６に対
向する平面状周辺部に接続端子１を設け、側面部
７にもコンタクト９に対向する接続端子８を設け
る。これら接続端子１及び８はコネクタ４にある
それぞれの接続用コンタクト６及び９を介して主
印刷配線板５にある接続用座１１（第５図）、又
は接続用スルホール１２（図示せず）に接続され
る事になる。第３図に示した主印刷配線板５にコ
ネクタ４を装着したのち平板状副印刷配線板３を
同図では上部からホールドダウンリング１０（第
５図）を用い、ネジ１４、スタツド１３にて押圧
固定して、主副印刷配線板間の電気的接続が完了
する。完了後の断面図が第５図である。第６図は
平面状周辺部に、コンタクトピン６″，６′に対応
した２列の接触端子１，１′を設け、側面部にも
コンタクトピン９′に対応した接触端子８を設け
た場合のもう一つの実施例であり、主印刷配線板
５′にコネクタ４′を主印刷配線板５′のスルホー
ル１２に取付け、そののち平板状副印刷配線板３
をホールドダウンリング１０にて押圧固定するも
のである。 FIG. 4 is a partial perspective view of one embodiment of the present invention, FIG. 5 is a partial cross-sectional view of FIG. 4, and FIG. 6 is a partial cross-sectional view of another embodiment of the present invention. The connection structure shown in FIGS. 4 and 5 is a structure in which a flat sub-printed wiring board 3 on which a circuit element (semiconductor device) 2 is mounted is connected to a main printed wiring board 5 using a connector 4. . The sub-printed wiring board 3 is provided with connection terminals 1 on the planar peripheral portion facing the contacts 6 for connection with the connector 4, and connection terminals 8 facing the contacts 9 are also provided on the side surface portion 7. These connection terminals 1 and 8 are connected to connection seats 11 (FIG. 5) or connection through holes 12 (not shown) in the main printed wiring board 5 via respective connection contacts 6 and 9 on the connector 4. It will be connected. After attaching the connector 4 to the main printed wiring board 5 shown in FIG. 3, the flat sub-printed wiring board 3 is attached from the top using the hold-down ring 10 (FIG. 5) and screws 14 and studs 13. The electrical connection between the main and sub printed wiring boards is completed by pressing and fixing them. A cross-sectional view after completion is shown in FIG. Figure 6 shows a case in which two rows of contact terminals 1, 1' corresponding to contact pins 6'', 6' are provided on the peripheral part of the flat surface, and contact terminals 8 corresponding to contact pins 9' are provided on the side surface. This is another embodiment in which the connector 4' is attached to the main printed wiring board 5' through the through hole 12 of the main printed wiring board 5', and then the flat sub-printed wiring board 3 is attached to the main printed wiring board 5'.
is pressed and fixed with a hold down ring 10.
本発明は以上説明したように、副印刷配線板の
側面部に接続端子を設けた事により、等価的に副
印刷配線板の大きさが増大した事になり、同じ回
路素子の塔載数のものと比べた場合側面部の面積
の分だけ小型化できるという効果がある。 As explained above, in the present invention, by providing the connection terminals on the side surface of the sub-printed wiring board, the size of the sub-printed wiring board is equivalently increased, and the number of the same circuit elements can be increased. This has the effect that it can be made smaller by the area of the side part compared to the conventional one.
第１図は、従来技術の１例の接続端子を有する
概略構造を示す斜視図であり、第２図は、第１図
の部分拡大図である。第３図は、従来技術の２列
の接続端子を有する概略構造を示す斜視図であ
る。第４図は、本発明の一実施例を示す部分斜視
図であり、第５図は、第４図に関する部分断面図
であり、第６図は、本発明の他の実施例を示す部
分断面図である。
尚図において、１，１′……平面上周辺部の接
続端子、２……回路素子（半導体装置）、３……
副印刷配線板、４，４′……コネクタ、５，５′…
…主印刷配線板、６，６′……接続用コンタクト、
７……副印刷配線板の側面、８……側面部の接続
端子、９，９′……接続用コンタクト、１０……
ホールドダウンリング、１１……接続用座、１２
……接続用スルホール、１３……ネジ、１４……
スタツド、２０……拡大部分を示す円。
FIG. 1 is a perspective view showing a schematic structure having connection terminals as an example of the prior art, and FIG. 2 is a partially enlarged view of FIG. 1. FIG. 3 is a perspective view showing a schematic structure having two rows of connection terminals according to the prior art. 4 is a partial perspective view showing one embodiment of the present invention, FIG. 5 is a partial sectional view related to FIG. 4, and FIG. 6 is a partial sectional view showing another embodiment of the present invention. It is a diagram. In the figure, 1, 1'...connection terminals on the peripheral area on the plane, 2...circuit elements (semiconductor devices), 3...
Sub-printed wiring board, 4, 4'... Connector, 5, 5'...
...Main printed wiring board, 6,6'... Connection contacts,
7...Side surface of sub-printed wiring board, 8...Connection terminal on side surface, 9, 9'...Connection contact, 10...
Hold down ring, 11... connection seat, 12
...Through hole for connection, 13...Screw, 14...
Stud, 20...A circle indicating the enlarged part.
Claims (1)
第２の接続端子を側面に有する副印刷配線板と前
記複数の第１の接続端子に対応する複数の第３の
接続端子および前記複数の第２の接続端子に対応
する複数の第４の接続端子を主表面に有する主印
刷配線板とを前記主表面相互を対向させて保持す
るコネクタにおいて、前記複数の第１の接続端子
と前記複数の第３の接続端子とをそれぞれ電気的
に接続する第１のコンタクトと、前記複数の第２
の接続端子と前記複数の第４の接続端子とをそれ
ぞれ電気的に接続する複数の第２のコンタクトと
を備えたことを特徴とするコネクタ。1 a sub printed wiring board having a plurality of first connection terminals on its main surface and a plurality of second connection terminals on its side surfaces; a plurality of third connection terminals corresponding to the plurality of first connection terminals; A main printed wiring board having a plurality of fourth connection terminals corresponding to the plurality of second connection terminals on its main surface, the connector holding the main printed wiring board with the main surfaces thereof facing each other, wherein the plurality of first connection terminals and a first contact that electrically connects each of the plurality of third connection terminals; and a first contact that electrically connects the plurality of third connection terminals;
A connector comprising: a plurality of second contacts that electrically connect the connection terminals of the above and the plurality of fourth connection terminals, respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7098879A JPS55163896A (en) | 1979-06-06 | 1979-06-06 | Sub printed circuit board and connector |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7098879A JPS55163896A (en) | 1979-06-06 | 1979-06-06 | Sub printed circuit board and connector |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55163896A JPS55163896A (en) | 1980-12-20 |
| JPS6323676B2 true JPS6323676B2 (en) | 1988-05-17 |
Family
ID=13447413
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7098879A Granted JPS55163896A (en) | 1979-06-06 | 1979-06-06 | Sub printed circuit board and connector |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55163896A (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5181852A (en) * | 1991-12-16 | 1993-01-26 | Molex Incorporated | Programmable input-output electrical connector |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5145352B2 (en) * | 1972-09-13 | 1976-12-03 |
-
1979
- 1979-06-06 JP JP7098879A patent/JPS55163896A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55163896A (en) | 1980-12-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0713191Y2 (en) | connector | |
| US4716500A (en) | Probe cable assembly | |
| GB2127217A (en) | Semiconductor chip carriers and housings | |
| JPH0638463B2 (en) | Electronic package | |
| JPS6313666Y2 (en) | ||
| JPS6323676B2 (en) | ||
| US4514022A (en) | Probe cable assemblies | |
| JPS6013186Y2 (en) | electrical connectors | |
| JP2641912B2 (en) | Lattice array type semiconductor device package | |
| JPH0639484Y2 (en) | Printed circuit board connection structure | |
| JP2921708B2 (en) | Electronic components for surface mounting | |
| JPS61145888A (en) | Printed wiring board connector | |
| JPS5936873Y2 (en) | multipole connector | |
| JP2788196B2 (en) | IC board for IC card | |
| JPH07120842B2 (en) | Package for surface mount components | |
| JPH0631723Y2 (en) | Semiconductor device | |
| JPS58131638U (en) | Hybrid integrated circuit device | |
| JPH024472Y2 (en) | ||
| JPH0537434Y2 (en) | ||
| JPS5940772Y2 (en) | probe card | |
| JP2556789Y2 (en) | Housing for electrical connector | |
| JPH02223178A (en) | Socket for semiconductor device | |
| JPH0467664A (en) | Semiconductor device | |
| JPS5931261U (en) | Connection structure between support terminal and printed circuit board | |
| JPH11307150A (en) | Electronic component device |