JPS6328995B2 - - Google Patents

Info

Publication number
JPS6328995B2
JPS6328995B2 JP55073689A JP7368980A JPS6328995B2 JP S6328995 B2 JPS6328995 B2 JP S6328995B2 JP 55073689 A JP55073689 A JP 55073689A JP 7368980 A JP7368980 A JP 7368980A JP S6328995 B2 JPS6328995 B2 JP S6328995B2
Authority
JP
Japan
Prior art keywords
etching
gas
silicon oxide
silicon
selectively
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55073689A
Other languages
Japanese (ja)
Other versions
JPS56169776A (en
Inventor
Isamu Hijikata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Ohka Kogyo Co Ltd
Original Assignee
Tokyo Ohka Kogyo Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Ohka Kogyo Co Ltd filed Critical Tokyo Ohka Kogyo Co Ltd
Priority to JP7368980A priority Critical patent/JPS56169776A/en
Publication of JPS56169776A publication Critical patent/JPS56169776A/en
Publication of JPS6328995B2 publication Critical patent/JPS6328995B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • ing And Chemical Polishing (AREA)
  • Drying Of Semiconductors (AREA)

Description

【発明の詳細な説明】 本発明は半導体基板のドライエツチング方法に
関し、さらに詳しくは半導体基板である酸化シリ
コン層をシリコン層よりも選択的に速くドライエ
ツチングする方法に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for dry etching a semiconductor substrate, and more particularly to a method for dry etching a silicon oxide layer, which is a semiconductor substrate, selectively faster than a silicon layer.

半導体、とくにICないしLSIの製造工程では一
貫した連続自動処理への要求が強い。その一工程
であるドライエツチングにおいて、シリコン基板
上の酸化シリコン層をエツチングする場合、酸化
シリコン層をシリコン層よりも選択的に速くエツ
チングすることが必要とされる。もしシリコンの
エツチング速度が速ければ、少しでも下地のシリ
コン基板が出たとたん、そこのシリコンだけが急
にエツチングされてしまうからである。通常シリ
コンに対して酸化シリコンのエツチング速度は10
倍以上の選択性が要求されている。
In the manufacturing process of semiconductors, especially ICs and LSIs, there is a strong demand for consistent and continuous automatic processing. In dry etching, which is one of the steps, when etching a silicon oxide layer on a silicon substrate, it is necessary to selectively etch the silicon oxide layer faster than the silicon layer. If the etching speed of silicon is fast, as soon as even a little bit of the underlying silicon substrate is exposed, only that silicon will be suddenly etched away. The etching rate of silicon oxide is 10 compared to normal silicon.
More than double the selectivity is required.

従来ドライエツチングにはCF4ガスが用いられ
ているが、このガスを用いた場合シリコンの方が
酸化シリコンに対してエツチングレートが速い。
C2F6,C3F8などのCF4よりも分子量の大きいフツ
化炭化水素ガスを用いることにより、酸化シリコ
ンをある程度シリコンに対して選択的にエツチン
グできるが、まだ十分な選択性が得られないため
に安定且つ実用的使用には至つていない。さらに
これらフツ化炭化水素ガスに還元性の水素ガスを
混ぜて選択エツチングを行なう方法(例えば特公
昭52−7315号)があるが、ほぼ目的を達しても水
素ガスを用いるために過大な危険性を伴うので作
業性、設備などに問題があり実用的とは言い難
い。
Conventionally, CF 4 gas has been used for dry etching, but when this gas is used, the etching rate of silicon is faster than that of silicon oxide.
By using a fluorinated hydrocarbon gas such as C 2 F 6 or C 3 F 8 , which has a larger molecular weight than CF 4 , silicon oxide can be etched selectively to silicon to some extent, but sufficient selectivity is still not achieved. Because of this, it has not been used stably and practically. Furthermore, there is a method of selectively etching by mixing reducing hydrogen gas with these fluorinated hydrocarbon gases (for example, Japanese Patent Publication No. 7315/1983), but even if the purpose is almost achieved, the use of hydrogen gas poses an excessive risk. Since this method involves problems with workability and equipment, it is difficult to say that it is practical.

本発明者は上記の欠点がなく、シリコンウエハ
ー上の酸化シリコン層を選択的に速くエツチング
する方法につき鋭意研究を重ねた結果、フツ化炭
化水素ガス、例えばCF4,C2F6,C3F8,C4F10
ス等と不活性ガス、例えばヘリウムガスまたはア
ルゴンガス等を1:1〜1:100の流量比、好ま
しくは1:5〜1:20の流量比で、真空状態にあ
る平行平板型プラズマエツチング装置、リアクテ
イブスパツタエツチング装置またはリアクテイブ
イオンエツチング装置内に導入して、これらの混
合ガスをプラズマ状態となしシリコンウエハー上
の酸化シリコン層をエツチングすると、高速且つ
高選択的に酸化シリコン層をエツチングできるこ
とを見出し、本発明を完成するに至つたものであ
る。
As a result of intensive research into a method for selectively and quickly etching a silicon oxide layer on a silicon wafer without the above-mentioned drawbacks, the inventors of the present invention have found that a method for selectively and quickly etching a silicon oxide layer on a silicon wafer has been developed using fluorinated hydrocarbon gases such as CF 4 , C 2 F 6 , and C 3 . F 8 , C 4 F 10 gas, etc. and an inert gas, such as helium gas or argon gas, are placed in a vacuum state at a flow rate ratio of 1:1 to 1:100, preferably 1:5 to 1:20. When a silicon oxide layer on a silicon wafer is etched by introducing a mixed gas into a parallel plate plasma etching system, reactive sputter etching system, or reactive ion etching system to form a plasma state, it is possible to etch the silicon oxide layer on a silicon wafer at high speed and with high selectivity. The inventors have discovered that silicon oxide layers can be etched by etching the silicon oxide layer, and have completed the present invention.

本発明によればフツ化炭化水素ガスと不活性ガ
スとの混合割合は許容範囲が広いので、混合ガス
の割合に多少の変化があつてもエツチングにはバ
ラツキはない。またエツチング時の真空度も従来
の高真空(0.1Torr以下)である必要はないか
ら、残ガスあるいは発生ガスなどの影響を受ける
ことはなく、真空度管理も厳しさを要求されない
という利点がある。それにもまして従来、単独で
は酸化シリコンよりもシリコンの方が選択的にエ
ツチング速度の速い低分子量のフツ化炭化水素で
あつても、本発明の方法により本発明の目的とす
る酸化シリコンの方が選択的に速く且つ安定にエ
ツチングできることは極めて工業的価値は大き
い。
According to the present invention, the mixing ratio of the fluorinated hydrocarbon gas and the inert gas has a wide permissible range, so there is no variation in etching even if the ratio of the mixed gas changes slightly. In addition, the degree of vacuum during etching does not need to be the conventional high vacuum (0.1 Torr or less), so it is not affected by residual gas or generated gas, and has the advantage that strict control of the degree of vacuum is not required. . Moreover, even though conventionally, silicon oxide is a low molecular weight fluorinated hydrocarbon which selectively etches faster than silicon oxide when used alone, the method of the present invention etches silicon oxide more selectively than silicon oxide. The ability to selectively, quickly and stably etch is of great industrial value.

次に実施例を挙げて本発明を具体的に説明する
が、本発明は下記の実施例によつて制限を受ける
ものではない。
Next, the present invention will be specifically explained with reference to Examples, but the present invention is not limited by the following Examples.

実施例 1 平行平板型エツチング装置(東京応化工業社製
OAPM―AL―300)を真空ポンプにて1×
10-3Torrまで排気した後、C3F8ガスを5c.c./
minの流速で導入しながら圧力を一旦0.08Torrと
し、次にヘリウムガスを100c.c./minの流速で導
入して0.4Torrとする。続いて出力150W(150J/
s)、周波数13.56MHzの高周波電力を印加してプ
ラズマを発生させ、酸化シリコンおよびシリコン
のエツチングを行なつた。この結果酸化シリコ
ン:シリコンのエツチング速度比は12:1であ
り、酸化シリコンの選択的エツチングができるこ
とがわかつた。このときの酸化シリコンのエツチ
ング速度は1200Å/min(20nm/s)であつた。
一方ヘリウムガスを導入しないときにはエツチン
グ速度比は4:1であり、酸化シリコンのエツチ
ング速度は800Å/min(13.3nm/s)であつた。
ヘリウムガス導入の効果が大きかつた。
Example 1 Parallel plate type etching device (manufactured by Tokyo Ohka Kogyo Co., Ltd.)
OAPM-AL-300) 1x with a vacuum pump
After exhausting to 10 -3 Torr, 5 c.c./C 3 F 8 gas
The pressure is temporarily set to 0.08 Torr while introducing it at a flow rate of 100 c.c./min, and then the pressure is set to 0.4 Torr by introducing helium gas at a flow rate of 100 c.c./min. Next, output 150W (150J/
s) High frequency power with a frequency of 13.56 MHz was applied to generate plasma, and silicon oxide and silicon were etched. As a result, it was found that the etching rate ratio of silicon oxide to silicon was 12:1, and that silicon oxide could be selectively etched. The etching rate of silicon oxide at this time was 1200 Å/min (20 nm/s).
On the other hand, when helium gas was not introduced, the etching rate ratio was 4:1, and the etching rate of silicon oxide was 800 Å/min (13.3 nm/s).
The effect of introducing helium gas was significant.

エツチング処理室内の圧力を種々変動させてそ
のエツチング速度をプロツトして第1図を得た。
同じようにしてヘリウムガスを取り除いてプロツ
トしたものが第2図である。
Figure 1 was obtained by plotting the etching rate while varying the pressure inside the etching chamber.
Figure 2 shows a plot obtained by removing helium gas in the same manner.

第1図および第2図からわかるように、ドライ
エツチングに際し、不活性ガスを導入してやると
選択的に酸化シリコン層が高速にエツチングでき
る。またエツチング処理室内の圧力もさほど気に
することなく操作できることがわかつた。
As can be seen from FIGS. 1 and 2, if an inert gas is introduced during dry etching, the silicon oxide layer can be selectively etched at a high speed. It was also found that the pressure inside the etching chamber could be controlled without much concern.

実施例 2 平行平板型のエツチング装置(東京応化工業社
製OAPM―AL―300)にC3F8ガスを5c.c./min
の流速で導入しながら圧力を一旦0.08Torrとし、
次にアルゴンガスを20c.c./minの流速で導入して
0.15Torrとした。続いて出力150W(150J/s)、
周波数13.56MHzの高周波電力を印加してエツチ
ングを行なつたところ、酸化シリコン層のエツチ
ング速度は1000Å/min(16.7nm/s)で、シリ
コン層のエツチング速度は100Å/min(1.67nm/
s)で、その比は10:1であつた。
Example 2 C 3 F 8 gas was applied at 5 c.c./min to a parallel plate type etching device (OAPM-AL-300 manufactured by Tokyo Ohka Kogyo Co., Ltd.)
While introducing at a flow rate of , the pressure was temporarily set to 0.08Torr,
Next, introduce argon gas at a flow rate of 20c.c./min.
It was set to 0.15Torr. Next, output 150W (150J/s),
When etching was performed by applying high frequency power with a frequency of 13.56 MHz, the etching rate of the silicon oxide layer was 1000 Å/min (16.7 nm/s), and the etching rate of the silicon layer was 100 Å/min (1.67 nm/s).
s), and the ratio was 10:1.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図および第2図はともに真空室内の圧力と
エツチング速度の関係をあらわしたグラフであ
り、第1図は本発明のヘリウムガスを添加した場
合であり、第2図はヘリウムガスを取除いた場合
である。 A……酸化シリコン、B……シリコン。
Both Figures 1 and 2 are graphs showing the relationship between the pressure inside the vacuum chamber and the etching rate. Figure 1 shows the case when the helium gas of the present invention is added, and Figure 2 shows the case when the helium gas is removed. This is the case. A...Silicon oxide, B...Silicon.

Claims (1)

【特許請求の範囲】 1 不活性ガスを添加したフツ化炭化水素でエツ
チングすることを特徴とする酸化シリコン層をシ
リコン層よりも選択的に速くエツチングする半導
体基板のドライエツチング方法。 2 不活性ガスがヘリウムガスまたはアルゴンガ
スである特許請求の範囲第1項記載のドライエツ
チング方法。 3 不活性ガスの添加量がフツ化炭化水素ガス1
に対し1〜100である特許請求の範囲第1項記載
のドライエツチング方法。
[Scope of Claims] 1. A method for dry etching a semiconductor substrate in which a silicon oxide layer is selectively etched faster than a silicon layer, characterized by etching with fluorinated hydrocarbon to which an inert gas is added. 2. The dry etching method according to claim 1, wherein the inert gas is helium gas or argon gas. 3 The amount of inert gas added is fluorinated hydrocarbon gas 1
1-100.
JP7368980A 1980-06-03 1980-06-03 Selective dry etching method Granted JPS56169776A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7368980A JPS56169776A (en) 1980-06-03 1980-06-03 Selective dry etching method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7368980A JPS56169776A (en) 1980-06-03 1980-06-03 Selective dry etching method

Publications (2)

Publication Number Publication Date
JPS56169776A JPS56169776A (en) 1981-12-26
JPS6328995B2 true JPS6328995B2 (en) 1988-06-10

Family

ID=13525425

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7368980A Granted JPS56169776A (en) 1980-06-03 1980-06-03 Selective dry etching method

Country Status (1)

Country Link
JP (1) JPS56169776A (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5748235A (en) * 1980-07-24 1982-03-19 Fujitsu Ltd Manufacture of semiconductor device
US4585517A (en) * 1985-01-31 1986-04-29 Motorola, Inc. Reactive sputter cleaning of semiconductor wafer
DE69223534T2 (en) * 1991-03-22 1998-07-09 Shimadzu Corp Dry etching process and application thereof
US5282925A (en) * 1992-11-09 1994-02-01 International Business Machines Corporation Device and method for accurate etching and removal of thin film
JP2001274111A (en) * 1999-11-09 2001-10-05 Applied Materials Inc Chemical plasma cleaning for salicide process

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5595327A (en) * 1979-01-16 1980-07-19 Hitachi Ltd Reactive sputter-etching

Also Published As

Publication number Publication date
JPS56169776A (en) 1981-12-26

Similar Documents

Publication Publication Date Title
US4511430A (en) Control of etch rate ratio of SiO2 /photoresist for quartz planarization etch back process
JP5183850B2 (en) Method for stripping a photoresist from a semiconductor wafer having a layer of an organosilicate dielectric
US6569773B1 (en) Method for anisotropic plasma-chemical dry etching of silicon nitride layers using a gas mixture containing fluorine
US4676868A (en) Method for planarizing semiconductor substrates
US4613400A (en) In-situ photoresist capping process for plasma etching
JP4825911B2 (en) Plasma etching and photoresist strip process with defluorination and wafer defluorination steps in intervening chamber
JP2004508709A (en) Oxide selective etching method
JPH05247673A (en) Method for etching body to be treated incorporating oxide part and nitride part
JP7445150B2 (en) Dry etching method and semiconductor device manufacturing method
US5387312A (en) High selective nitride etch
JPH0629311A (en) Manufacturing method of semiconductor device
JPS63117423A (en) Method of etching silicon dioxide
US6069087A (en) Highly selective dry etching process
JPS6328995B2 (en)
JP3440735B2 (en) Dry etching method
WO2025182815A1 (en) Etching method, semiconductor device manufacturing method, etching apparatus, and etching gas composition
JP3279016B2 (en) Dry etching method
JP2950110B2 (en) Plasma etching method
US5338395A (en) Method for enhancing etch uniformity useful in etching submicron nitride features
JPH04336426A (en) Manufacture of semiconductor device
CN115602538B (en) Groove Formation Method
US6455232B1 (en) Method of reducing stop layer loss in a photoresist stripping process using a fluorine scavenger
WO2000026954A1 (en) Method of reducing stop layer loss in a photoresist stripping process using hydrogen as a fluorine scavenger
JP3428927B2 (en) Dry etching method
JPH1050660A (en) Etching silicon nitride film