JPS6333176B2 - - Google Patents
Info
- Publication number
- JPS6333176B2 JPS6333176B2 JP56096892A JP9689281A JPS6333176B2 JP S6333176 B2 JPS6333176 B2 JP S6333176B2 JP 56096892 A JP56096892 A JP 56096892A JP 9689281 A JP9689281 A JP 9689281A JP S6333176 B2 JPS6333176 B2 JP S6333176B2
- Authority
- JP
- Japan
- Prior art keywords
- rom
- circuit
- output
- pulse
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56096892A JPS57211641A (en) | 1981-06-23 | 1981-06-23 | Integrated circuit device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56096892A JPS57211641A (en) | 1981-06-23 | 1981-06-23 | Integrated circuit device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57211641A JPS57211641A (en) | 1982-12-25 |
| JPS6333176B2 true JPS6333176B2 (de) | 1988-07-04 |
Family
ID=14177025
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56096892A Granted JPS57211641A (en) | 1981-06-23 | 1981-06-23 | Integrated circuit device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57211641A (de) |
-
1981
- 1981-06-23 JP JP56096892A patent/JPS57211641A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57211641A (en) | 1982-12-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5305284A (en) | Semiconductor memory device | |
| US4603403A (en) | Data output circuit for dynamic memory device | |
| EP0326296A2 (de) | Datenflip-flop mit einer Datenhaltezeit gleich Null | |
| US4322635A (en) | High speed serial shift register for MOS integrated circuit | |
| EP0056240B1 (de) | Speicheranordnung | |
| US3942162A (en) | Pre-conditioning circuits for MOS integrated circuits | |
| US4852061A (en) | High density, high performance register file having improved clocking means | |
| JPH09231743A (ja) | 同期型半導体記憶装置および試験方法 | |
| KR100264463B1 (ko) | 카운터 회로 및 이 카운터 회로를 구비한 반도체 기억 장치 | |
| US4972380A (en) | Decoding circuit for functional block | |
| US5636161A (en) | Eprom bit-line interface for implementing programming, verification and testing | |
| US5448529A (en) | High speed and hierarchical address transition detection circuit | |
| JPH0642313B2 (ja) | 半導体メモリ | |
| EP0147103B1 (de) | MOS-Durchführung eines Schieberegisterverrieglers | |
| US5640108A (en) | Single stage dynamic receiver/decoder | |
| US4551821A (en) | Data bus precharging circuits | |
| US7336554B2 (en) | Semiconductor memory device having a reduced number of pins | |
| US3976892A (en) | Pre-conditioning circuits for MOS integrated circuits | |
| US4856034A (en) | Semiconductor integrated circuit | |
| JPS6333176B2 (de) | ||
| US6885595B2 (en) | Memory device | |
| JP2703642B2 (ja) | 半導体記憶装置 | |
| JP2853673B2 (ja) | デコード回路 | |
| JPH04265598A (ja) | 半導体メモリ装置 | |
| US5943292A (en) | Address counter circuit and semiconductor memory device |