JPS6356834U - - Google Patents
Info
- Publication number
- JPS6356834U JPS6356834U JP15187686U JP15187686U JPS6356834U JP S6356834 U JPS6356834 U JP S6356834U JP 15187686 U JP15187686 U JP 15187686U JP 15187686 U JP15187686 U JP 15187686U JP S6356834 U JPS6356834 U JP S6356834U
- Authority
- JP
- Japan
- Prior art keywords
- converter
- selection line
- signal selection
- data
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
- 101000962649 Vespa xanthoptera Mastoparan-X Proteins 0.000 description 1
Landscapes
- Analogue/Digital Conversion (AREA)
Description
第１図は本考案の一実施例を示す構成図、第２
図はマイクロコンピユータ側のフローチヤート、
第３図は従来のＡ／Ｄ変換器の構成図、第４図は
マイクロコンピユータ側のフローチヤートである
。
図中、Ｃ０〜Ｃ２は信号選択線、ＥＸＣは入出
力切換部、ＬＡＴはアドレスラツチ、ＣＨ０〜Ｃ
Ｈ７はアナログ信号、ＣＭＰは電圧比較器、ＭＰ
Ｘはマルチプレクサ、ＳＡＲは逐次比較レジスタ
、ＳＲはシフトレジスタ、ＤＡＴＡ ＯＵＴはシ
リアルデータ、ＤＤＲは入出力指定信号である。
Fig. 1 is a configuration diagram showing one embodiment of the present invention;
The figure is a flowchart on the microcomputer side.
FIG. 3 is a block diagram of a conventional A/D converter, and FIG. 4 is a flowchart on the microcomputer side. In the figure, C0 to C2 are signal selection lines, EXC is an input/output switching section, LAT is an address latch, and CH0 to C
H7 is an analog signal, CMP is a voltage comparator, MP
X is a multiplexer, SAR is a successive approximation register, SR is a shift register, DATA OUT is serial data, and DDR is an input/output designation signal.
Claims (1)
の信号選択線で指定され、そのＡ／Ｄ変換データ
をシリアルに出力するＡ／Ｄ変換器において、該
データの一部を該信号選択線を通して出力する入
出力切換部を設けてなることを特徴とするＡ／Ｄ
変換器。 In an A/D converter that serially outputs A/D converted data when one of multiple channels of analog signals is designated by an external signal selection line, an input signal that outputs part of the data through the signal selection line is used. An A/D characterized by being provided with an output switching section
converter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15187686U JPS6356834U (en) | 1986-10-02 | 1986-10-02 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15187686U JPS6356834U (en) | 1986-10-02 | 1986-10-02 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6356834U true JPS6356834U (en) | 1988-04-15 |
Family
ID=31069341
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15187686U Pending JPS6356834U (en) | 1986-10-02 | 1986-10-02 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6356834U (en) |
-
1986
- 1986-10-02 JP JP15187686U patent/JPS6356834U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6160340U (en) | ||
| JPS6440063U (en) | ||
| JPH0421976U (en) | ||
| JPS5899933U (en) | Analog to digital converter | |
| JPS6045534U (en) | data converter | |
| JPS596203U (en) | Intermediate value analog signal selection circuit | |
| JPS62110759U (en) | ||
| JPS59130298U (en) | microcomputer | |
| JPS5952771U (en) | Digital smoothing circuit | |
| JPS60103941U (en) | D/A converter device | |
| JPS5832597U (en) | waveform storage device | |
| JPH01169830U (en) | ||
| JPS5881649U (en) | Analog data acquisition device | |
| JPS639644U (en) | ||
| JPS6251598U (en) | ||
| JPS5846193U (en) | logic input circuit | |
| JPH0394833U (en) | ||
| JPS623130U (en) | ||
| JPS5899931U (en) | Digital-to-analog conversion circuit | |
| JPS6172630U (en) | ||
| JPS59130151U (en) | CCD camera data input device | |
| JPS63140737U (en) | ||
| JPS60155231U (en) | Analog-digital converter | |
| JPH01120203U (en) | ||
| JPS59140536U (en) | Analog to digital converter |