JPS6410721A - Data-out buffer circuit - Google Patents
Data-out buffer circuitInfo
- Publication number
- JPS6410721A JPS6410721A JP62166322A JP16632287A JPS6410721A JP S6410721 A JPS6410721 A JP S6410721A JP 62166322 A JP62166322 A JP 62166322A JP 16632287 A JP16632287 A JP 16632287A JP S6410721 A JPS6410721 A JP S6410721A
- Authority
- JP
- Japan
- Prior art keywords
- data
- low level
- high level
- ringing
- turned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Electronic Switches (AREA)
- Logic Circuits (AREA)
- Dram (AREA)
Abstract
PURPOSE:To prevent the ringing of a data-out by changing successively a second data-out low level control signal from a low level to a high level, from the high level to the low level, and from the low level to the high level so on, when the data-out changes from the high level to the low level. CONSTITUTION:When a data-out terminal Dout comes from the high level to the low level, a transistor(TR) Q3 is turned ON once by the second data-out low level control signal from a data-out low level control circuit 5. Then, a speed, at which the data-out terminal Dout is made form the high level to the low level, is quickened, but afterwards, the TR Q3 is turned off, and the charge of an output load capacity C1 comes to be discharged only through the TR Q2. After a while, the TR Q3 is turned on again, and the TRs Q2 and Q3 maintain an output current. Thus, by turning off the TR Q3 at the time that the output causes the ringing, the ringing can be prevented.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62166322A JPH07118638B2 (en) | 1987-07-02 | 1987-07-02 | Data-out buffer circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62166322A JPH07118638B2 (en) | 1987-07-02 | 1987-07-02 | Data-out buffer circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6410721A true JPS6410721A (en) | 1989-01-13 |
| JPH07118638B2 JPH07118638B2 (en) | 1995-12-18 |
Family
ID=15829208
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62166322A Expired - Lifetime JPH07118638B2 (en) | 1987-07-02 | 1987-07-02 | Data-out buffer circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH07118638B2 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02203490A (en) * | 1989-02-01 | 1990-08-13 | Mitsubishi Electric Corp | Semiconductor memory |
| US9335565B2 (en) | 2009-01-30 | 2016-05-10 | Alphamicron Incorporated | Attachable optical element arrangements and methods |
| US9918508B2 (en) | 2012-11-13 | 2018-03-20 | Alphamicron Incorporated | Attachable optical element arrangements and methods |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58172022A (en) * | 1982-03-29 | 1983-10-08 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Drive circuit |
| JPS58178627A (en) * | 1982-04-12 | 1983-10-19 | Toshiba Corp | Output circuit |
-
1987
- 1987-07-02 JP JP62166322A patent/JPH07118638B2/en not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58172022A (en) * | 1982-03-29 | 1983-10-08 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Drive circuit |
| JPS58178627A (en) * | 1982-04-12 | 1983-10-19 | Toshiba Corp | Output circuit |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02203490A (en) * | 1989-02-01 | 1990-08-13 | Mitsubishi Electric Corp | Semiconductor memory |
| US9335565B2 (en) | 2009-01-30 | 2016-05-10 | Alphamicron Incorporated | Attachable optical element arrangements and methods |
| US9918508B2 (en) | 2012-11-13 | 2018-03-20 | Alphamicron Incorporated | Attachable optical element arrangements and methods |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH07118638B2 (en) | 1995-12-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS57171868A (en) | Waveform shaping circuit | |
| EP0301603A3 (en) | Output circuit of semiconductor integrated circuit device | |
| JPS57109089A (en) | Initial value resetting circuit for operational amplifier | |
| JPS5625290A (en) | Semiconductor circuit | |
| JPS57119524A (en) | Tristate input circuit | |
| JPS5623025A (en) | Circuit device | |
| JPS57129537A (en) | Programmable array circuit | |
| JPS5761336A (en) | Output protection circuit of integrated injection logical circuit | |
| JPS57166734A (en) | Electronic circuit | |
| JPS5523553A (en) | Input/output control circuit | |
| JPS56117388A (en) | Address buffer circuit | |
| JPS56135285A (en) | White level tracking circuit | |
| JPS55123158A (en) | Integrated circuit | |
| JPS5599610A (en) | Digital proportional receiver | |
| JPS554110A (en) | Control system | |
| JPS5737980A (en) | Automatic tuning circuit | |
| JPS54113236A (en) | Logical signal transfer circuit | |
| JPS57129531A (en) | Output buffer circuit | |
| JPS56137590A (en) | Semiconductor memory device | |
| JPS57138095A (en) | Shift register | |
| JPS5768929A (en) | Flip-flop circuit | |
| JPS5797219A (en) | Chattering preventing circuit | |
| JPS6478289A (en) | Parameter setting circuit | |
| JPS57170625A (en) | Transitor circuit | |
| JPS6425621A (en) | High impedance preventing circuit |