JPS6431436A - Master-slice type semiconductor integrated circuit containing memory circuit - Google Patents

Master-slice type semiconductor integrated circuit containing memory circuit

Info

Publication number
JPS6431436A
JPS6431436A JP62188178A JP18817887A JPS6431436A JP S6431436 A JPS6431436 A JP S6431436A JP 62188178 A JP62188178 A JP 62188178A JP 18817887 A JP18817887 A JP 18817887A JP S6431436 A JPS6431436 A JP S6431436A
Authority
JP
Japan
Prior art keywords
words
ram
memory circuit
bitx256
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62188178A
Other languages
Japanese (ja)
Other versions
JPH0812902B2 (en
Inventor
Hideki Matsuura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62188178A priority Critical patent/JPH0812902B2/en
Publication of JPS6431436A publication Critical patent/JPS6431436A/en
Publication of JPH0812902B2 publication Critical patent/JPH0812902B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Dram (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

PURPOSE:To provide the degree of freedoms in a bit word configuration and further easily design the timing of a logic circuit using a memory circuit by preparing a basic cell for forming a logic circuit for controlling a memory circuit block separately from a transistor element for forming the memory circuit. CONSTITUTION:When a S-RAM circuit of 4-bitX64 words of a basic configuration is converted to 1-bitX256 words, an address decoder for determining to select any of column selectors 8-11 according to address inputs 22, 23 newly added to alter the S-RAM from a basic configuration to a 1-bitX256 words on a basic cell array 25, any one output of output terminals 33-36 becomes '1' level by the combination of newly added input signal terminals 22, 23, any of connected logic circuits 26-29 is conducted, and connected to a sense amplifier 13 and a light amplifier 17. Accordingly, the S-RAM block of 4-bitX64 words is easily altered to the S-RAM of 1-bitX256 words.
JP62188178A 1987-07-27 1987-07-27 Master-slice type semiconductor integrated circuit with built-in memory circuit Expired - Fee Related JPH0812902B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62188178A JPH0812902B2 (en) 1987-07-27 1987-07-27 Master-slice type semiconductor integrated circuit with built-in memory circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62188178A JPH0812902B2 (en) 1987-07-27 1987-07-27 Master-slice type semiconductor integrated circuit with built-in memory circuit

Publications (2)

Publication Number Publication Date
JPS6431436A true JPS6431436A (en) 1989-02-01
JPH0812902B2 JPH0812902B2 (en) 1996-02-07

Family

ID=16219133

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62188178A Expired - Fee Related JPH0812902B2 (en) 1987-07-27 1987-07-27 Master-slice type semiconductor integrated circuit with built-in memory circuit

Country Status (1)

Country Link
JP (1) JPH0812902B2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58210638A (en) * 1982-06-01 1983-12-07 Nec Corp semiconductor integrated circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58210638A (en) * 1982-06-01 1983-12-07 Nec Corp semiconductor integrated circuit

Also Published As

Publication number Publication date
JPH0812902B2 (en) 1996-02-07

Similar Documents

Publication Publication Date Title
US4783606A (en) Programming circuit for programmable logic array I/O cell
US5042010A (en) Semiconductor integrated circuit
EP0288860A2 (en) Fast flush for a first-in first-out memory
US4354256A (en) Semiconductor memory device
ATE240553T1 (en) DEVICE AND METHOD FOR TURNING ON A FUNCTION IN A MULTI-MEMORY MODULE
DE69319754D1 (en) Redundancy decoder
EP0554053A3 (en) A semiconductor memory with a multiplexer for selecting an output for a redundant memory access
JPS57127989A (en) Mos static type ram
EP0330852A3 (en) Decoder/driver circuit for semiconductor memories
EP0374936A3 (en) Nonvolatile semiconductor memory system
US5157284A (en) Integrated circuit including an input buffer circuit having nand and nor gates
US4380055A (en) Static RAM memory cell
JPS57176587A (en) Semiconductor ram device
US4986666A (en) Semiconductor memory device
US4908794A (en) Semiconductor memory device with improved output circuit
JPS6431436A (en) Master-slice type semiconductor integrated circuit containing memory circuit
US5034924A (en) Static random access memory device with pull-down control circuit
KR870011622A (en) READ ONLY MEMORY
JPS645072A (en) Nonvolatile semiconductor memory device
KR850008238A (en) Semiconductor memory
JPS6455798A (en) Semiconductor integrated circuit
EP0304850A3 (en) Programmable sense amplifier for read only memory
JPS5616991A (en) Semicondcutor memory unit
JPS6413289A (en) Decoder circuit
JPS6443891A (en) Semiconductor memory device

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees