JPS643784A - Graphic display conversion processing system - Google Patents

Graphic display conversion processing system

Info

Publication number
JPS643784A
JPS643784A JP15757887A JP15757887A JPS643784A JP S643784 A JPS643784 A JP S643784A JP 15757887 A JP15757887 A JP 15757887A JP 15757887 A JP15757887 A JP 15757887A JP S643784 A JPS643784 A JP S643784A
Authority
JP
Japan
Prior art keywords
data
graphic
conversion processing
display conversion
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15757887A
Other languages
Japanese (ja)
Inventor
Hiroshi Ishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP15757887A priority Critical patent/JPS643784A/en
Publication of JPS643784A publication Critical patent/JPS643784A/en
Pending legal-status Critical Current

Links

Landscapes

  • Image Generation (AREA)

Abstract

PURPOSE:To perform the display conversion processing of graphics in parallel, by performing graphic display by applying the display conversion processing of graphic data held at the buffer storage part of an input device by an idle data processor in data processing parts connected in parallel. CONSTITUTION:The input device 1 receives the graphic data comprehensively via a memory, and holds them in the buffer storage part 1a. A data processor 2 group 2 is constituted of the data processing parts A1, A2,...An corresponding to (n) kinds of graphic elements, and performs the display conversion processing of the graphic data from the device 1. The processing parts A1, A2,...An are constituted of plural data processors, respectively, and are operated asynchronously with other device independently. An output device 4 displays the graphic data from the device group 2 on a graphic display 5. A controller 3 receives the operating states of the device 1, the data processors in the device group 2, and the device 4, and monitors their states. The controller 3 monitors an event from each device, and informs vacancy to the device issuing a request.
JP15757887A 1987-06-26 1987-06-26 Graphic display conversion processing system Pending JPS643784A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15757887A JPS643784A (en) 1987-06-26 1987-06-26 Graphic display conversion processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15757887A JPS643784A (en) 1987-06-26 1987-06-26 Graphic display conversion processing system

Publications (1)

Publication Number Publication Date
JPS643784A true JPS643784A (en) 1989-01-09

Family

ID=15652757

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15757887A Pending JPS643784A (en) 1987-06-26 1987-06-26 Graphic display conversion processing system

Country Status (1)

Country Link
JP (1) JPS643784A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0385688A (en) * 1989-08-30 1991-04-10 Fujitsu Ltd Stereographic image display system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0385688A (en) * 1989-08-30 1991-04-10 Fujitsu Ltd Stereographic image display system

Similar Documents

Publication Publication Date Title
US5968150A (en) Processor element having a plurality of CPUs for use in a multiple processor system
US3787673A (en) Pipelined high speed arithmetic unit
JPS6457366A (en) Multiprocessor system
EP0272036A3 (en) Methods and apparatus for providing a microprocessor test interface
MY105754A (en) Tightly coupled multiprocessor instruction synchronization.
EP0223413A3 (en) Interrupt handling in a multiprocessor computing system
JPS6243744A (en) Microcomputer
CA2034295A1 (en) Data processing apparatus with display device
JPH06222920A (en) Data processor provided with operation unit for sharing of group of register files
US5862375A (en) System for effecting communications between a computing device and a plurality of peripheral devices
JPS643784A (en) Graphic display conversion processing system
MY116719A (en) Using intelligent bridges with pico-code to improve interrupt response
EP0373790A3 (en) Data processing apparatus for saving and restoring
JPS5826B2 (en) Time division control method for refresh memory
JPS5492143A (en) Control system for pipeline arithmetic unit
JPS6482233A (en) System for processing data
JPS54145447A (en) Input-output control system
Jackson An experimental multi-processor architecture for small business applications
JPS62293331A (en) Data processor
SU1487060A1 (en) DEVICE OF THE DAY OF DISTRIBUTION OF TASKS IN THE COMPUTER SYSTEM
JPH0254362A (en) Parallel process computer
JPS5734202A (en) Data input and output method for electronic computer
JPS60263226A (en) Display control device
JPS6461854A (en) Co-processor controller
JPS6458040A (en) Data processing system using transfer intermediate file