JPS644034A - Method of supporting substrate in wire bonding - Google Patents

Method of supporting substrate in wire bonding

Info

Publication number
JPS644034A
JPS644034A JP15885287A JP15885287A JPS644034A JP S644034 A JPS644034 A JP S644034A JP 15885287 A JP15885287 A JP 15885287A JP 15885287 A JP15885287 A JP 15885287A JP S644034 A JPS644034 A JP S644034A
Authority
JP
Japan
Prior art keywords
substrate
support stage
upper face
wire bonding
suction holes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15885287A
Other languages
Japanese (ja)
Inventor
Hiroyuki Hirai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP15885287A priority Critical patent/JPS644034A/en
Publication of JPS644034A publication Critical patent/JPS644034A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/0711—Apparatus therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/0711—Apparatus therefor
    • H10W72/07178—Means for aligning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Wire Bonding (AREA)

Abstract

PURPOSE:To execute a wire bonding operation of high accuracy without dislocation by sucking a substrate onto an upper face of a support stage. CONSTITUTION:Two or more suction holes 5 whose one ends are opened on an upper face are made at the inside of a support stage 4; the other ends of these suction holes 5 are concentrated at one vacuum pipe 6. A flexible substrate 7 is placed on the support stage 4 in such a way that all the opened ends on the upper face are closed; the substrate is retained by using pressure claws 8; the inside of the suction holes 5 is evacuated to produce a vacuum. By this vacuum suction operation, the substrate 7 is sucked to the upper face of the support stage strongly. While this state is kept, the support stage 4 is shifted in a horizontal direction; a wire bonding operation of the substrate and an electronic component such as an IC chip or the like mounted on the substrate 7 is executed; by this setup, it is possible to execute the bonding operation of high accuracy without dislocation.
JP15885287A 1987-06-26 1987-06-26 Method of supporting substrate in wire bonding Pending JPS644034A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15885287A JPS644034A (en) 1987-06-26 1987-06-26 Method of supporting substrate in wire bonding

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15885287A JPS644034A (en) 1987-06-26 1987-06-26 Method of supporting substrate in wire bonding

Publications (1)

Publication Number Publication Date
JPS644034A true JPS644034A (en) 1989-01-09

Family

ID=15680820

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15885287A Pending JPS644034A (en) 1987-06-26 1987-06-26 Method of supporting substrate in wire bonding

Country Status (1)

Country Link
JP (1) JPS644034A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03206632A (en) * 1990-01-08 1991-09-10 Matsushita Electric Ind Co Ltd Wire bonding apparatus
JPH06342821A (en) * 1993-05-19 1994-12-13 Seiko Epson Corp Table for wire bonding and method of wire bonding

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5545214B2 (en) * 1973-04-03 1980-11-17

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5545214B2 (en) * 1973-04-03 1980-11-17

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03206632A (en) * 1990-01-08 1991-09-10 Matsushita Electric Ind Co Ltd Wire bonding apparatus
JPH06342821A (en) * 1993-05-19 1994-12-13 Seiko Epson Corp Table for wire bonding and method of wire bonding

Similar Documents

Publication Publication Date Title
WO1997021243A1 (en) Method for processing semiconductor wafer, method for manufacturing ic card, and carrier
TW200606502A (en) An apparatus for manufacturing a bonded substrate
KR920010784A (en) Wafer Bonding Device and Wafer Bonding Method
EP0860860A3 (en) Wafer processing apparatus, wafer processing method, and semiconductor substrate fabrication method
CA2312646A1 (en) Hybrid micropackaging of microdevices
EP1308996A3 (en) Semiconductor device and process for fabrication thereof
EP0764973A3 (en) Processing system
EP0293175A3 (en) Parts mounting apparatus
JPS644034A (en) Method of supporting substrate in wire bonding
SE9000245L (en) SEMICONDUCTOR COMPONENT AND PROCEDURE FOR ITS PREPARATION
JPS53100765A (en) Production of semiconductor device
JPS5680141A (en) Manufacture device of semiconductor
KR970053297A (en) Vacuum fryer
JPS5318967A (en) Wafer sucking jig
JPS51135052A (en) Automatic slate transfer machine
JPS5583239A (en) Mounting tip element
JPS52155494A (en) Process for w orking parallel plane of wafer
JPS6459892A (en) Formation of through hole
JPS5543813A (en) Bonding device
JPS644033A (en) Wire bonding device
JPS52146444A (en) Method for bonding
JPS53104640A (en) Bonding method
ATE78969T1 (en) PROCEDURE FOR UNSOLDERING STUCK-ON SMD COMPONENTS.
JPS6473700A (en) Mounting apparatus for chip electronic component
JPS6481254A (en) Package for semiconductor device