JPS6442002A - Recording/erasing signal output circuit - Google Patents

Recording/erasing signal output circuit

Info

Publication number
JPS6442002A
JPS6442002A JP62199324A JP19932487A JPS6442002A JP S6442002 A JPS6442002 A JP S6442002A JP 62199324 A JP62199324 A JP 62199324A JP 19932487 A JP19932487 A JP 19932487A JP S6442002 A JPS6442002 A JP S6442002A
Authority
JP
Japan
Prior art keywords
signal
output
gate
recording
supplied
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62199324A
Other languages
Japanese (ja)
Inventor
Katsumi Yamaoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP62199324A priority Critical patent/JPS6442002A/en
Publication of JPS6442002A publication Critical patent/JPS6442002A/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Magnetic Recording (AREA)

Abstract

PURPOSE:To eliminate distortion in a signal at its starting part and ending part, and to normally record by providing a voltage generating circuit that supplies the average voltage of a recording/erasing signal at the output terminal of a tri-stage gate. CONSTITUTION:A digital recording signal or an AC erasing signal is supplied to an input terminal 2, and a gate signal is supplied to a gate signal input terminal 3. When a gate signal is in a high level, the output impedance of the tri-state gage 1 goes to low, and a digital recording signal or an erasing signal supplied to the input terminal 2 is directly outputted to an output terminal 4 without any change. But when a gate signal is in a low level, the output impedance of the gate 1 goes to high, hence no output signal is obtained, instead, and output signal appears at the mid-point at the connection between the resistors 5 and 6 of the voltage generating circuit 7, thus the average voltage E0 of the output signal is obtained from the output terminal 4. As a result, the starting part and the ending part of a current that flows through a magnetic head is not distorted, so that a recording is attained with a normal starting part.
JP62199324A 1987-08-10 1987-08-10 Recording/erasing signal output circuit Pending JPS6442002A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62199324A JPS6442002A (en) 1987-08-10 1987-08-10 Recording/erasing signal output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62199324A JPS6442002A (en) 1987-08-10 1987-08-10 Recording/erasing signal output circuit

Publications (1)

Publication Number Publication Date
JPS6442002A true JPS6442002A (en) 1989-02-14

Family

ID=16405902

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62199324A Pending JPS6442002A (en) 1987-08-10 1987-08-10 Recording/erasing signal output circuit

Country Status (1)

Country Link
JP (1) JPS6442002A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60259955A (en) * 1984-06-06 1985-12-23 Chishitsu Keisoku Kk Electromagnetic hammer
JPS61169761A (en) * 1985-01-22 1986-07-31 Taisei Corp void probe
JPS61292554A (en) * 1985-06-20 1986-12-23 Taisei Corp Peeling diagnosis method for finished surfaces of buildings
JPS6267448A (en) * 1985-09-20 1987-03-27 Kajima Corp Hitting apparatus for separation detector of wall surface tile or the like

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60259955A (en) * 1984-06-06 1985-12-23 Chishitsu Keisoku Kk Electromagnetic hammer
JPS61169761A (en) * 1985-01-22 1986-07-31 Taisei Corp void probe
JPS61292554A (en) * 1985-06-20 1986-12-23 Taisei Corp Peeling diagnosis method for finished surfaces of buildings
JPS6267448A (en) * 1985-09-20 1987-03-27 Kajima Corp Hitting apparatus for separation detector of wall surface tile or the like

Similar Documents

Publication Publication Date Title
KR900000005B1 (en) Recording apparatus
EP0339679A3 (en) Bipolar-cmos digital interface circuit
JPS5746573A (en) Picture signal processing device
JPS53111708A (en) Vide signal reproducing circuit
US4390847A (en) Muting device
JPS6442002A (en) Recording/erasing signal output circuit
JPS57125509A (en) Signal level control circuit
JPS555552A (en) Dc reproducing circuit
JPH0441531B2 (en)
KR870001875Y1 (en) Digital record apparatus for fixed head of digital audio system
ES2130939A1 (en) Apparatus for monitoring the technological quality of meat
DE3472840D1 (en) Circuitry for compensating variations of the transmission factor of a linear magnetic field sensor
JPS5376815A (en) Magnetic recorder/reproducer
JPS55132514A (en) Magnetic recording and reproducing system
MY105908A (en) Video recorder with generation of a text signal.
JPS57154965A (en) Constant current source type filter having self-bias function
JPS57117112A (en) Magnetic recorder
SU1193772A1 (en) D.c.amplifier
JPS547228A (en) Pedestal clamp circuit
JPS57119527A (en) Radio with digital clock
KR940004183Y1 (en) Toggle strong / weak speaker sound generating circuit
JPS5629816A (en) Magnetic recording and reproduction unit
JPS56141618A (en) Digital-to-analog connecting circuit
DE3369814D1 (en) Digital signal multiplexer for high data rates
JPS57125855A (en) Frequency discriminating circuit