JPS6443773A - Propagation delay testing method for logic circuit - Google Patents

Propagation delay testing method for logic circuit

Info

Publication number
JPS6443773A
JPS6443773A JP62199053A JP19905387A JPS6443773A JP S6443773 A JPS6443773 A JP S6443773A JP 62199053 A JP62199053 A JP 62199053A JP 19905387 A JP19905387 A JP 19905387A JP S6443773 A JPS6443773 A JP S6443773A
Authority
JP
Japan
Prior art keywords
propagation delay
flop
flip
path
trouble
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62199053A
Other languages
Japanese (ja)
Inventor
Koji Ikeda
Kazumi Hatakeyama
Terumine Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP62199053A priority Critical patent/JPS6443773A/en
Publication of JPS6443773A publication Critical patent/JPS6443773A/en
Pending legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

PURPOSE:To easily test a propagation delay by setting an optional flip-flop in an optional state directly from the outside. CONSTITUTION:An input variation signal is propagated on a path 117 to be tested and appears at a D entrance pin of the flip-flop 104. The variation at the D entrance is inputted to the flip-flop 104 unless there is no trouble of propagation delay on the path 117 to be tested. If, however, there is delay trouble, the flip-flop does not change its state. Here, the state of the flip-flop 104 is scanned out so as to decide the trouble of propagation delay on the path 117. Namely, the flip-flop 104 is selected with a scan-address pin 112 to obtain the state of the flip-flop 104 on the scan-out pin 116. This value shows there is no propagation delay on the tested path 117 when it is a signal value after the variation at the output terminal of the object path 117, but indicates the trouble of propagation delay on the object path 117, and consequently the propagation delay can be tested.
JP62199053A 1987-08-11 1987-08-11 Propagation delay testing method for logic circuit Pending JPS6443773A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62199053A JPS6443773A (en) 1987-08-11 1987-08-11 Propagation delay testing method for logic circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62199053A JPS6443773A (en) 1987-08-11 1987-08-11 Propagation delay testing method for logic circuit

Publications (1)

Publication Number Publication Date
JPS6443773A true JPS6443773A (en) 1989-02-16

Family

ID=16401326

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62199053A Pending JPS6443773A (en) 1987-08-11 1987-08-11 Propagation delay testing method for logic circuit

Country Status (1)

Country Link
JP (1) JPS6443773A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0786489A4 (en) * 1995-08-15 1998-04-29 Dow Corning Asia Limited Curable polymethylsilsesquioxane, method for curing the same and products of curing thereof
US5939500A (en) * 1997-02-24 1999-08-17 Dow Corning Asia, Ltd Hydrogen-functional silylated polymethylsilsesquioxane
US6008310A (en) * 1997-02-24 1999-12-28 Dow Corning Asia, Ltd. Silicone release coating compositions
US6675333B1 (en) 1990-03-30 2004-01-06 Texas Instruments Incorporated Integrated circuit with serial I/O controller

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6675333B1 (en) 1990-03-30 2004-01-06 Texas Instruments Incorporated Integrated circuit with serial I/O controller
EP0786489A4 (en) * 1995-08-15 1998-04-29 Dow Corning Asia Limited Curable polymethylsilsesquioxane, method for curing the same and products of curing thereof
US5939500A (en) * 1997-02-24 1999-08-17 Dow Corning Asia, Ltd Hydrogen-functional silylated polymethylsilsesquioxane
US6008310A (en) * 1997-02-24 1999-12-28 Dow Corning Asia, Ltd. Silicone release coating compositions

Similar Documents

Publication Publication Date Title
US4146835A (en) Testing the differential response times of a plurality of circuits
KR950033511A (en) How to use the device's border-scan port to do a partial scan of the device
DE3174062D1 (en) Testing embedded arrays in large scale integrated circuits
EP0545286A3 (en) Built-in test circuitry providing simple and accurate ac test of digital microcircuits with low bandwidth test equipment and probe stations
PL211560A1 (en) THE METHOD OF TESTING THE CHAIN AND THE ROBIN
KR970010006B1 (en) Semiconductor integrated circuit and method of testing the same
EP0330841A3 (en) Logic circuit with a test function
DE69017169D1 (en) Testing integrated circuits using clock bursts.
CA2253968A1 (en) Large-scale integrated circuit and method for testing a board of same
JPS6443773A (en) Propagation delay testing method for logic circuit
JPS6491074A (en) Memory-contained logic lsi and testing thereof
WO1999056396A3 (en) Testable ic having analog and digital circuits
JPS5745942A (en) Semiconductor integrated circuit device
JPS578858A (en) Integrated circuit package
JPS57113377A (en) Semiconductor testing device
JPS55157232A (en) Method of inspecting pattern
JPS54149589A (en) Testing device for pulse delay time
JPS5651677A (en) Testing method
JPS6479674A (en) Method of testing integrated circuit
JPS6454380A (en) Electronic circuit package with automatic testing function
JPS56160049A (en) Mode change-over circuit
JPS5479569A (en) Intergrated circuit
JPS55128168A (en) Testing method of memory in chip
KR940006067Y1 (en) Input dc current testing circuit
JPH04265873A (en) Logic circuit with delay time measuring circuit