JPS6445155A - Memory integrated circuit - Google Patents
Memory integrated circuitInfo
- Publication number
- JPS6445155A JPS6445155A JP62202929A JP20292987A JPS6445155A JP S6445155 A JPS6445155 A JP S6445155A JP 62202929 A JP62202929 A JP 62202929A JP 20292987 A JP20292987 A JP 20292987A JP S6445155 A JPS6445155 A JP S6445155A
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- memory
- memory integrated
- chip
- memories
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
Landscapes
- Die Bonding (AREA)
- Semiconductor Memories (AREA)
- Dram (AREA)
Abstract
PURPOSE:To facilitate a high degree of integration by a method wherein vertical multiple chip composition is applied to chip mounting. CONSTITUTION:A vertical multiple chip is composed of memories 1, 2, i.e., the memories 1, 2 are block constituents of the title memory integrated circuit and in case the chip select 3 is 'L', the memory 1 is to be selected, while in case the chip select 3 is 'H', the memory 2 is to be selected. Through these procedures, the circuit can be easily integrated to a high degree.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62202929A JPS6445155A (en) | 1987-08-13 | 1987-08-13 | Memory integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62202929A JPS6445155A (en) | 1987-08-13 | 1987-08-13 | Memory integrated circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6445155A true JPS6445155A (en) | 1989-02-17 |
Family
ID=16465496
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62202929A Pending JPS6445155A (en) | 1987-08-13 | 1987-08-13 | Memory integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6445155A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5172358A (en) * | 1989-03-08 | 1992-12-15 | Yamaha Corporation | Loudness control circuit for an audio device |
-
1987
- 1987-08-13 JP JP62202929A patent/JPS6445155A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5172358A (en) * | 1989-03-08 | 1992-12-15 | Yamaha Corporation | Loudness control circuit for an audio device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3571895D1 (en) | Semiconductor memory device having stacked-capacitor type memory cells and manufacturing method for the same | |
| DE3581937D1 (en) | METHOD FOR PRODUCING MODULES CONTAINING PACKED INTEGRATED CIRCUITS. | |
| EP0135942A3 (en) | Semiconductor memory and method of producing the same | |
| DE3379364D1 (en) | Bipolar transistor integrated circuit and method for manufacturing | |
| GB2233131B (en) | Output circuit for DRAM cells | |
| EP0240307A3 (en) | Bipolar transistor and method of producing the same | |
| EP0246767A3 (en) | Semiconductor memories | |
| EP0152116A3 (en) | Lateral bipolar transistor and method of producing the same | |
| EP0171718A3 (en) | Decoder circuit in an ic memory chip | |
| JPS5793578A (en) | Mos memory cell and method of producing same | |
| DE3278605D1 (en) | Intermediate structure for use in the manufacture of semiconductor devices, method of making field effect transistors and transistors | |
| EP0270750A3 (en) | Sense circuit for the state of matrix cells in mos eprom memories | |
| EP0163031A3 (en) | Superconducting transistor | |
| ATE64274T1 (en) | STABILIZATION OF TEA IN COLD WATER. | |
| GB8531025D0 (en) | Bipolar transistor integrated circuit | |
| JPS6445155A (en) | Memory integrated circuit | |
| EP0152082A3 (en) | An organic semiconductor electrolyte capacitor and process for producing the same | |
| EP0421168A3 (en) | Semiconductor memory with metallic interconnection layer of the same potential as the word line and connected thereto outside of the memory cell region | |
| GB8811863D0 (en) | Improvements in & relating to methods of testing integrated circuits | |
| GB2168194B (en) | Methods of selectively diffusing impurities into semiconductors | |
| DE3379564D1 (en) | Integrated semiconductor circuit comprising bipolar elements, and schottkydiodes so as method of producing the same | |
| JPS5411682A (en) | Semiconductor device | |
| JPS57115863A (en) | Dynamic semiconductor memory cell and method of producing same | |
| JPS5210032A (en) | Construction method of semiconductor memory unit | |
| SG32566G (en) | I/O cells in semiconductor integrated circuits |