JPS6447121A - Pulse width modulation signal generating circuit - Google Patents

Pulse width modulation signal generating circuit

Info

Publication number
JPS6447121A
JPS6447121A JP20432187A JP20432187A JPS6447121A JP S6447121 A JPS6447121 A JP S6447121A JP 20432187 A JP20432187 A JP 20432187A JP 20432187 A JP20432187 A JP 20432187A JP S6447121 A JPS6447121 A JP S6447121A
Authority
JP
Japan
Prior art keywords
carrier
circuit
resolution
latch
generating circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP20432187A
Other languages
Japanese (ja)
Inventor
Masayuki Katto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP20432187A priority Critical patent/JPS6447121A/en
Publication of JPS6447121A publication Critical patent/JPS6447121A/en
Pending legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)
  • Inverter Devices (AREA)

Abstract

PURPOSE:To obtain a digitized pulse width modulation (PWM) signal with comparatively lower carrier resolution by latching a reference waveform in a carrier maximum or minimum timing and revising the processing logic of a comparator depending on the decreasing state or increasing state of the carrier. CONSTITUTION:A triangle wave carrier generating circuit 20 generate a triangle wave carrier while comprising with a counter or the like driven by a clock CK having the same or more excellent resolution as that of an output of a digital reference waveform generating circuit 10 having a prescribed resolution. A latch circuit 40 receives a timing signal SP representing the maximum or minimum value of the carrier waveform of the circuit 20 to latch the output of the circuit 10. Then a comparator 30 compares the signals with a different logic in response to on U/D signal representing whether the output of the circuit 20 is increasing or decreasing and uses a clock, inverse of CK to latch a latch circuit 50. Thus, only when the resolution of the carrier is equal to or more than the resolution of a reference waveform, a prescribed PWM signal is obtained without causing hazard.
JP20432187A 1987-08-18 1987-08-18 Pulse width modulation signal generating circuit Pending JPS6447121A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20432187A JPS6447121A (en) 1987-08-18 1987-08-18 Pulse width modulation signal generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20432187A JPS6447121A (en) 1987-08-18 1987-08-18 Pulse width modulation signal generating circuit

Publications (1)

Publication Number Publication Date
JPS6447121A true JPS6447121A (en) 1989-02-21

Family

ID=16488551

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20432187A Pending JPS6447121A (en) 1987-08-18 1987-08-18 Pulse width modulation signal generating circuit

Country Status (1)

Country Link
JP (1) JPS6447121A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100331793B1 (en) * 1994-07-06 2002-08-08 엘지전자주식회사 Pulse Width Modulation (PWM) Signal Generator
KR100498556B1 (en) * 2003-03-26 2005-07-01 엘에스산전 주식회사 Capability enhancing method for pulse width modulation signal output apparatus
KR20190111838A (en) * 2018-03-23 2019-10-02 더 보잉 컴파니 System and method for pulse-width modulation using an adjustable comparison criterion

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100331793B1 (en) * 1994-07-06 2002-08-08 엘지전자주식회사 Pulse Width Modulation (PWM) Signal Generator
KR100498556B1 (en) * 2003-03-26 2005-07-01 엘에스산전 주식회사 Capability enhancing method for pulse width modulation signal output apparatus
KR20190111838A (en) * 2018-03-23 2019-10-02 더 보잉 컴파니 System and method for pulse-width modulation using an adjustable comparison criterion
JP2019205155A (en) * 2018-03-23 2019-11-28 ザ・ボーイング・カンパニーTheBoeing Company System and method for pulse-width modulation using adjustable comparison criterion

Similar Documents

Publication Publication Date Title
EP0360349A3 (en) Digital frequency generator
JPS6447121A (en) Pulse width modulation signal generating circuit
EP0343898A3 (en) Frequency doupling circuit
AU567581B2 (en) Pulse generator
JPS5671350A (en) Clock pulse generating circuit
JPS5612868A (en) Pwm inverter device
Schicketanz Modulation of gallium arsenide laser diodes
SU1265802A1 (en) Device for multiplying together
JPS5679524A (en) Conversion circuit for duty cycle
JPS56120246A (en) Waveform shaping circuit
JPS6419821A (en) Reset synchronization delay circuit
SU1188761A1 (en) Square-law function generator
JPS536080A (en) Frequency detection circuit
JPS57211823A (en) Clock pulse generator
AU583921B2 (en) Circuit arrangements for recovering the clock rate of an isochronous binary signal
JPS5673966A (en) Output monitor circuit of digital tone generator
JPS53119602A (en) Data transmission system
JPS5570921A (en) Fm modulation circuit
JPS5590133A (en) Pulse-width modulator
JPS6471316A (en) Pulse reception circuit
EP0247805A3 (en) Circuit for demodulating a frequency-modulated signal
DE59006646D1 (en) CIRCUIT FOR GENERATING A CYCLE SEQUENCE.
MY111359A (en) An apparatus for detecting frequency of an input signal
JPS6462695A (en) Dot clock generator
JPS51131252A (en) Frequency discriminator circuit