JPS6450141A - Information processor - Google Patents
Information processorInfo
- Publication number
- JPS6450141A JPS6450141A JP62206173A JP20617387A JPS6450141A JP S6450141 A JPS6450141 A JP S6450141A JP 62206173 A JP62206173 A JP 62206173A JP 20617387 A JP20617387 A JP 20617387A JP S6450141 A JPS6450141 A JP S6450141A
- Authority
- JP
- Japan
- Prior art keywords
- data
- store
- executed
- storage means
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002401 inhibitory effect Effects 0.000 abstract 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To surely and simply execute the load/store instruction test of a buffer storage means, by allowing the titled processor to have store operation control information by which a store operation can be executed only to one of the buffer storage means or a main storage means. CONSTITUTION:From a data processing means 1, a store instruction to a buffer storage means 3 and a main storage means 2 is executed. Subsequently, from the means 1, a loading request of a data A is executed, and since a data does not exist, the means 3 reads out the data A from the means 2 and registers it to the means 3. From the means 1, a store instruction for rewriting the data A to B is issued. As for the means 3, store inhibiting information is given, therefore, only in the means 2, the data A is rewritten to B. Subsequently, from the means 1, the loading instruction is issued again. In this case, in the means 3, the data A is to exist, whether the data which has been read out is A or not is decided by the means 1, and a load instruction test of the means 3 for deciding to be normal, and an incorrect operation, in case of the data A, and others, respectively can be executed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62206173A JPS6450141A (en) | 1987-08-19 | 1987-08-19 | Information processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62206173A JPS6450141A (en) | 1987-08-19 | 1987-08-19 | Information processor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6450141A true JPS6450141A (en) | 1989-02-27 |
Family
ID=16519017
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62206173A Pending JPS6450141A (en) | 1987-08-19 | 1987-08-19 | Information processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6450141A (en) |
-
1987
- 1987-08-19 JP JP62206173A patent/JPS6450141A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW332272B (en) | Data processor and data processing system | |
| EP0419005A3 (en) | Computer system with program loading apparatus | |
| US4462086A (en) | Loading system in numerical controller | |
| JPS6462764A (en) | Vector computer | |
| MY121544A (en) | Execution of data processing instructions. | |
| GB2011682A (en) | Instruction buffer in computer | |
| GB1465861A (en) | Firmware loader for load time binding | |
| US5274776A (en) | Information processing system having mode signal holding means and selecting operand access mode based on mode signal indicating type of currently executed instruction | |
| JPS6450142A (en) | Information processor | |
| JPS5731049A (en) | Information processing equipment | |
| JPS5619577A (en) | Pickup and processing system of objective of renewal in virtual memory system | |
| JPS5447546A (en) | Program loading method for multiple process system | |
| JPS5744279A (en) | Cash memory controller | |
| JPS6431238A (en) | System for controlling store buffer | |
| JPS6478361A (en) | Data processing system | |
| SE9702762D0 (en) | Processor method and processor adapted to operate according to the specified method | |
| JPS6476242A (en) | Information processor | |
| US5151980A (en) | Buffer control circuit for data processor | |
| JPS6433683A (en) | Information processor | |
| JPS5730041A (en) | Control system for local memory | |
| JPS5537625A (en) | Data storing read system | |
| JPS6488632A (en) | Information processor | |
| JPS58181152A (en) | Debugging system of data processing device | |
| JPS6414650A (en) | Fault diagnostic method for input/output controller in computer system | |
| JPS62296231A (en) | Subroutine processing system in microprogram processor |