JPS6454128U - - Google Patents

Info

Publication number
JPS6454128U
JPS6454128U JP14810087U JP14810087U JPS6454128U JP S6454128 U JPS6454128 U JP S6454128U JP 14810087 U JP14810087 U JP 14810087U JP 14810087 U JP14810087 U JP 14810087U JP S6454128 U JPS6454128 U JP S6454128U
Authority
JP
Japan
Prior art keywords
power
power outage
power supply
line
outage condition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14810087U
Other languages
English (en)
Other versions
JPH0454506Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987148100U priority Critical patent/JPH0454506Y2/ja
Publication of JPS6454128U publication Critical patent/JPS6454128U/ja
Application granted granted Critical
Publication of JPH0454506Y2 publication Critical patent/JPH0454506Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Power Sources (AREA)

Description

【図面の簡単な説明】
第１図は、この考案の無停電電源装置インター
フエースの一実施態様のブロツク図、第２図はそ
のインターフエース搭載のプログラムのアルゴリ
ズムを示すフローチヤート、第３図は使用状況に
ついての説明図、第４図はパソコン等で実行され
るプログラムのアルゴリズムの一例のフローチヤ
ートである。 図において、１：電源入力端子、４：スルー回
路、５：電流カツトオフ手段、６：電源出力端子
、８：停電信号入力端子、９：マイクロプロセツ
サ、１３：マウス信号線端子。

Claims (1)

    【実用新案登録請求の範囲】
  1. 無停電電源装置から停電信号を受信してその停
    電状態を検知すると、この停電状態をマウス信号
    線を経由してプログラム機能を有する電子機器等
    に通報すると共に、その時から可変設定時間の経
    過後に電源線上の電流をカツトオフすることを特
    徴とする無停電電源装置インターフエース。
JP1987148100U 1987-09-30 1987-09-30 Expired JPH0454506Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987148100U JPH0454506Y2 (ja) 1987-09-30 1987-09-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987148100U JPH0454506Y2 (ja) 1987-09-30 1987-09-30

Publications (2)

Publication Number Publication Date
JPS6454128U true JPS6454128U (ja) 1989-04-04
JPH0454506Y2 JPH0454506Y2 (ja) 1992-12-21

Family

ID=31419110

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987148100U Expired JPH0454506Y2 (ja) 1987-09-30 1987-09-30

Country Status (1)

Country Link
JP (1) JPH0454506Y2 (ja)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5431940A (en) * 1977-08-15 1979-03-09 Nippon Tetrapod Co Upright structure for breaking waves
JPS6155735U (ja) * 1984-09-13 1986-04-15
JPS61267810A (ja) * 1985-05-22 1986-11-27 Mitsubishi Electric Corp 停電検出判定回路

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5431940A (en) * 1977-08-15 1979-03-09 Nippon Tetrapod Co Upright structure for breaking waves
JPS6155735U (ja) * 1984-09-13 1986-04-15
JPS61267810A (ja) * 1985-05-22 1986-11-27 Mitsubishi Electric Corp 停電検出判定回路

Also Published As

Publication number Publication date
JPH0454506Y2 (ja) 1992-12-21

Similar Documents

Publication Publication Date Title
JPS6454128U (ja)
JPS6454127U (ja)
JPH0161726U (ja)
JPH01164529U (ja)
JPH01173821U (ja)
JPH01173818U (ja)
JPH01173819U (ja)
JPS6452028U (ja)
JPH01173820U (ja)
JPS6086037U (ja) 電源起動回路
JPS6152439U (ja)
JPH02130133U (ja)
JPH0378319U (ja)
JPS58138135U (ja) Ｃｐｕ電源断モ−ド検知装置
JPS59187837U (ja) リセツト装置
JPS61196325U (ja)
JPH0164936U (ja)
JPH0214126U (ja)
JPS6132751U (ja) 電源バツクアツプ装置
JPS598237U (ja) 保護回路
JPH0321121U (ja)
JPS59161342U (ja) 保護回路
JPS63103128U (ja)
JPS62179638U (ja)
JPS58196586U (ja) 突入電流抑制回路