JPS6454544A - Data scanning system - Google Patents
Data scanning systemInfo
- Publication number
- JPS6454544A JPS6454544A JP62210174A JP21017487A JPS6454544A JP S6454544 A JPS6454544 A JP S6454544A JP 62210174 A JP62210174 A JP 62210174A JP 21017487 A JP21017487 A JP 21017487A JP S6454544 A JPS6454544 A JP S6454544A
- Authority
- JP
- Japan
- Prior art keywords
- read
- change
- data
- out position
- hardware
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE:To change no data array in a prescribed word length unit at a position on a scan map even against a change of a hardware, by providing a read-out position correcting means, and correcting a read-out position, based on a set critical value, etc. CONSTITUTION:In case when a change is generated in a data store position of a data store means 1 due to an addition, etc., of a hardware for constituting the means 1, first of all, a critical value and a correction value are set. Subsequently, a read-out position correcting means 6 corrects a read-out position, based on the critical value and the correction value which have been set, and sends out the corrected read-out position to a read-out command means 5. Also, a data position in the means 1 after the change becomes the same as before the change with regard to the position in a prescribed word length unit. In such a case, the means 5 executes a read-out command to a register 4, when a data to be read out has been held in the register 4, based on the red-out position which has been corrected by the means 6, and a clock signal from a clock signal generating circuit 2. In such a way, even in case when a hardware is changed, a data array in the prescribed word length unit is changed, and the program change can be minimized.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62210174A JPS6454544A (en) | 1987-08-26 | 1987-08-26 | Data scanning system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62210174A JPS6454544A (en) | 1987-08-26 | 1987-08-26 | Data scanning system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6454544A true JPS6454544A (en) | 1989-03-02 |
Family
ID=16585004
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62210174A Pending JPS6454544A (en) | 1987-08-26 | 1987-08-26 | Data scanning system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6454544A (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5618766A (en) * | 1979-07-26 | 1981-02-21 | Fujitsu Ltd | Testing apparatus for logic circuit |
| JPS59110097A (en) * | 1982-12-13 | 1984-06-25 | Nec Corp | Scanning path controller |
-
1987
- 1987-08-26 JP JP62210174A patent/JPS6454544A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5618766A (en) * | 1979-07-26 | 1981-02-21 | Fujitsu Ltd | Testing apparatus for logic circuit |
| JPS59110097A (en) * | 1982-12-13 | 1984-06-25 | Nec Corp | Scanning path controller |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5637896A (en) | Error correction system | |
| JPS5622143A (en) | Error processing system | |
| EP0323030A3 (en) | Data processing, including correcting stored data groups | |
| JPS6454543A (en) | Information processor | |
| JPS5693159A (en) | Error correcting system for advance data | |
| JPS6454544A (en) | Data scanning system | |
| JPS53115129A (en) | Time axis correcting device | |
| JPS5348422A (en) | Correcting system of input data | |
| JPS5654696A (en) | Memory device | |
| JPS5471528A (en) | Read-in system for magnetic bubble memory | |
| JPS5694592A (en) | Data processor | |
| JPS54823A (en) | Display control system for ruled line pattern | |
| JPS6447131A (en) | Syndrome generating method | |
| JPS5294041A (en) | Error correction system | |
| JPS5552598A (en) | Data processor | |
| JPS5764400A (en) | Error correction system of storage contents | |
| JPS5683896A (en) | Memory circuit | |
| JPS6459543A (en) | Cpu fault monitoring system | |
| JPS5543658A (en) | Control system for microorder execution | |
| JPS6448179A (en) | Jag correcting device for data expansion | |
| JPS5661096A (en) | Error detection system for read only memory electrically erasable | |
| JPS5750398A (en) | Error checking system | |
| JPS6488655A (en) | Memory circuit for picture processing | |
| JPS57137938A (en) | Data processor | |
| JPS6486758A (en) | Correction device for shading |