JPS6459449A - Asynchronous signal synchronizing circuit - Google Patents
Asynchronous signal synchronizing circuitInfo
- Publication number
- JPS6459449A JPS6459449A JP21599387A JP21599387A JPS6459449A JP S6459449 A JPS6459449 A JP S6459449A JP 21599387 A JP21599387 A JP 21599387A JP 21599387 A JP21599387 A JP 21599387A JP S6459449 A JPS6459449 A JP S6459449A
- Authority
- JP
- Japan
- Prior art keywords
- reception
- transmission
- data
- registers
- case
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Abstract
PURPOSE:To considerably economize the amount of hardware even in case of the increase of the number of busses for control data by sharing registers for interface to the external between data transmission and reception. CONSTITUTION:When an asynchronous signal synchronizing and sending part 1 is operated in the reception mode, asynchronous reception data which is received from a device 2 through a transmission/reception part 3 is held in a data holding part 7 and is transmitted to a processor 5 synchronously with the internal clock outputted from a synchronous signal part 6. When the asynchronous signal synchronizing and sending part 1 is operated in the transmission mode, transmission data sent from the processor 5 is held in the data holding part 7 and is sent to the device 2 through the transmission/reception part 3. In this case, the data holding part 7 has registers having the same width as the bus width, and these registers are simultaneously controlled for synchronization by the clock of the synchronous signal part 6. Thus, it is sufficient if registers are extended in case of extension of the bus width.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21599387A JPS6459449A (en) | 1987-08-29 | 1987-08-29 | Asynchronous signal synchronizing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21599387A JPS6459449A (en) | 1987-08-29 | 1987-08-29 | Asynchronous signal synchronizing circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6459449A true JPS6459449A (en) | 1989-03-07 |
Family
ID=16681624
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP21599387A Pending JPS6459449A (en) | 1987-08-29 | 1987-08-29 | Asynchronous signal synchronizing circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6459449A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5167591A (en) * | 1988-05-06 | 1992-12-01 | Ben Cowan | Variable speed transmission |
-
1987
- 1987-08-29 JP JP21599387A patent/JPS6459449A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5167591A (en) * | 1988-05-06 | 1992-12-01 | Ben Cowan | Variable speed transmission |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5708801A (en) | Apparatus and method for operating chips synchronously at speeds exceeding the bus speed | |
| JPS6459449A (en) | Asynchronous signal synchronizing circuit | |
| KR950022324A (en) | Integrated circuit | |
| KR970028966A (en) | Integrated Circuit Input / Output Processor with Improved Timer Performance | |
| KR910003475A (en) | Sequence controller | |
| EP0344736A3 (en) | High-speed synchronous data transfer system | |
| JPS5627429A (en) | Bus control system | |
| JPS5671358A (en) | Control system for button telephone | |
| SU1005020A1 (en) | Data exchange control device | |
| JPS52144909A (en) | Transmission by clock folding | |
| JPS6195648A (en) | Data transfer method | |
| JPS54109733A (en) | Synchronous control system for interface device | |
| JPS53115120A (en) | Intra-office phase synchronous system | |
| KR960027475A (en) | Synchronous and Loop Switching Circuit | |
| JPS57125425A (en) | System for information transmission | |
| JPS6436147A (en) | Phase synchronizing circuit for communication system | |
| JPS57199040A (en) | Synchronizing device for data transfer | |
| JPS6473946A (en) | Data relay system | |
| SU633152A1 (en) | Synchronizing arrangement | |
| JPS5475247A (en) | Diagnosis data reception process system for data transmission system | |
| JPS6476254A (en) | Device for arbitrating bus | |
| KR890011298A (en) | Peripheral device control bus device of electronic exchanger | |
| JPS5396605A (en) | Data transmission system | |
| JPS5525240A (en) | Synchronous data transmission system | |
| JPS5537635A (en) | Message transmitter |