JPS6465944A - Multiframe synchronization circuit - Google Patents
Multiframe synchronization circuitInfo
- Publication number
- JPS6465944A JPS6465944A JP62221399A JP22139987A JPS6465944A JP S6465944 A JPS6465944 A JP S6465944A JP 62221399 A JP62221399 A JP 62221399A JP 22139987 A JP22139987 A JP 22139987A JP S6465944 A JPS6465944 A JP S6465944A
- Authority
- JP
- Japan
- Prior art keywords
- multiframe
- synchronism
- synchronizing pulse
- frame
- inputted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To shorten the synchronism reset time of a multiframe by shifting a multiframe synchronizing pulse backward by one frame. CONSTITUTION:The multiframe synchronizing pulse 4-2 generated by a multiframe counter circuit 3, and a multiframe bit expressed by the M of data 4-1 inputted from an input terminal 9 are compared by a multiframe synchronism detection circuit 5. When both do not coincide with each other and in addition synchronism protection is off, one frame period clock 4-4 is prohibited by one period portion by the output pulse 4-3 of a NOR circuit 16 to be inputted to an OR 8, and a toothless clock 4-5 is generated. Thus, the multiframe synchronizing pulse 4-2 is shifted backward by one frame. When synchronism is attained after repeating it, the position of the multiframe synchronizing pulse 4-2 is fixed at this state, and the output of out-of-synchronism information 4-6 from a terminal 12 is stopped.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62221399A JP2535947B2 (en) | 1987-09-04 | 1987-09-04 | Multi-frame synchronization circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62221399A JP2535947B2 (en) | 1987-09-04 | 1987-09-04 | Multi-frame synchronization circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6465944A true JPS6465944A (en) | 1989-03-13 |
| JP2535947B2 JP2535947B2 (en) | 1996-09-18 |
Family
ID=16766147
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62221399A Expired - Lifetime JP2535947B2 (en) | 1987-09-04 | 1987-09-04 | Multi-frame synchronization circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2535947B2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5746292A (en) * | 1994-10-28 | 1998-05-05 | Hino Jidosha Kogyo Kabushiki Kaisha | Disk brake device for reducing brake noise |
| US5887686A (en) * | 1994-09-02 | 1999-03-30 | Hino Jidosha Kogyo Kabushiki Kaisha | Drum brake having a vibration suppression sytem |
-
1987
- 1987-09-04 JP JP62221399A patent/JP2535947B2/en not_active Expired - Lifetime
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5887686A (en) * | 1994-09-02 | 1999-03-30 | Hino Jidosha Kogyo Kabushiki Kaisha | Drum brake having a vibration suppression sytem |
| US5746292A (en) * | 1994-10-28 | 1998-05-05 | Hino Jidosha Kogyo Kabushiki Kaisha | Disk brake device for reducing brake noise |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2535947B2 (en) | 1996-09-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IE41344L (en) | Electronic sychronising circuit | |
| GB1534053A (en) | Distinguishing valid from invalid transitions in a two level logic signal | |
| EP0639812A3 (en) | Synchronizing asynchronous circuits for testing operations. | |
| JPS56160175A (en) | Synchronous signal generator | |
| JP2625249B2 (en) | Frame detection circuit | |
| JPS55162658A (en) | Synchronizing system in push-button telephone unit | |
| JPS5513585A (en) | Frame synchronizing circuit | |
| JPS55132157A (en) | Frame-synchronous pattern detecting circuit | |
| JPS54124611A (en) | Communication unit | |
| KR910008966A (en) | Horizontal synchronous pulse measuring circuit | |
| JPS57160214A (en) | Flip-flop circuit and counter circuit using it | |
| SU781801A1 (en) | Time-spaced pulse shaper | |
| SU1173534A1 (en) | Pulse shaper | |
| JPS536080A (en) | Frequency detection circuit | |
| ARNONE | Multiple channel programmable coincidence counter(Patent Application) | |
| SU1121782A1 (en) | Pulse repetition frequency divider | |
| EP0285662A4 (en) | Digital pulse circuit | |
| SU633152A1 (en) | Synchronizing arrangement | |
| JPS57173244A (en) | Detection system for block synchronizing signal for data transmission | |
| JPS60137149A (en) | Digital synchronous transmission system | |
| JPH0556699B2 (en) | ||
| JPS54102817A (en) | Multi-frame synchronization system | |
| JPS5480661A (en) | Clock pick up circuit | |
| JPS55110456A (en) | Modulation method for digital signal and its modulation circuit | |
| JPS5742254A (en) | Demodulator |